Ranjith Reddy Jakka

Software Engineer

Hyderabad, Telangana, India4 yrs 1 mo experience
Most Likely To Switch

Key Highlights

  • Expert in RTL Design and Integrated Circuits.
  • Strong background in Functional Verification.
  • Experience in both industry and academia.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL and IC design.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignIntegrated Circuits (ic)Functional Verification

Other Skills

Product DesignElectronicsDesignApplication-Specific Integrated Circuits (ASIC)PerlVerilog

Experience

4 yrs 1 mo
Total Experience
2 yrs
Average Tenure
2 yrs 9 mos
Current Experience

Amd

3 roles

Senior Design Engineer

Promoted

Dec 2025 – Present · 4 mos

Product DesignRTL DesignIntegrated Circuits (IC)ElectronicsDesignApplication-Specific Integrated Circuits (ASIC)+3

Silicon design engineer 2

Jul 2023 – Dec 2025 · 2 yrs 5 mos

  • Performance verification Engineer
VerilogFunctional Verification

Performance verification Intern

Jan 2023 – Jul 2023 · 6 mos

DesignRTL Design

Bits pilani, hyderabad campus

Teaching Assistant

Sep 2021 – Jan 2023 · 1 yr 4 mos · Hyderabad, Telangana, India

DesignRTL Design

Education

BITS Pilani, Hyderabad Campus

masters

Jan 2021 – Jan 2023

MVSR Engineering College

Bachelor of Engineering - BE

Jan 2017 – Jan 2021

MVSR Engineering College

Stackforce found 100+ more professionals with Rtl Design & Integrated Circuits (ic)

Explore similar profiles based on matching skills and experience

Aneek Jash

Aneek Jash

Circuit Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 8 mos exp
Dynamic SimulationStandard Cell Design
Sri Ram Gupta

Sri Ram Gupta

Senior Principal Engineer, R&D System Design

at ams OSRAM

Plano, United States21 yrs 11 mos exp
Analog DesignADCBiosensingPower ManagementAMS Design
Vrihad Agarwal

Vrihad Agarwal

Senior ASIC Engineer

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Computer ArchitectureLogic Design
Ranjith R

Ranjith R

Management

at NVIDIA

Hyderabad, India26 yrs 1 mo exp
ASICSoCFPGALow-power DesignVerification
Navin Garg

Navin Garg

Engineering Manager

at Intel Corporation

Bengaluru, India26 yrs exp
SoCASICVLSISpyGlassConformal suite
Saket Jalan

Saket Jalan

Senior Director

at MediaTek

Bengaluru, India28 yrs 6 mos exp
Technical LeadershipSoCLow-power DesignEngineeringArchitecture
Pushkal Yadav

Pushkal Yadav

Director Silicon Design Engineering

at AMD

Delhi, India35 yrs 6 mos exp
Sachidanand Varadarajan

Sachidanand Varadarajan

Vice President of Engineering

at Qualcomm

San Diego, United States33 yrs 9 mos exp
Electronic Design automationStrategic LeadershipSystem on a Chip (SoC)