A

Ashish Khicha

Software Engineer

Bengaluru, Karnataka, India14 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RTL design and integrated circuit development.
  • Proven track record in micro-architecture and RTL coding.
  • Strong background in digital logic design and synthesis support.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL and integrated circuit design.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignIntegrated Circuit Design

Other Skills

Assembly LanguageDFTEmulationLogic SynthesisManaged HostingManagerialMatlabMicro-Architecture DesignModelSimProgrammingRTL CodingSynthesis SupportVLSIVerilog

Experience

Juniper networks

5 roles

Asic Engineer Sr. Staff

Promoted

Jul 2025 – Present · 8 mos

ASIC Engineer Staff

Jul 2022 – Jul 2025 · 3 yrs

ASIC Design Engineer 4

Promoted

Jul 2020 – Jul 2022 · 2 yrs

ASIC Design Engineer 3

Jul 2017 – Jul 2020 · 3 yrs

ASIC Engineer2

Sep 2015 – Jun 2017 · 1 yr 9 mos

  • Digital Logic Design

Sankalp semiconductor pvt ltd

2 roles

Senior Design Engineer, RTL

Promoted

Apr 2015 – Sep 2015 · 5 mos

  • Micro-architecture Development and RTL Coding
  • Constraint Development and Synthesis Support
  • DFT Insertion and analysis(RTL perspective)

Digital Design Engineer

Jun 2012 – Mar 2015 · 2 yrs 9 mos

  • Micro-Architecture Design and RTL coding

Association for electronics and telecommunication students

Secretary

Aug 2011 – Aug 2012 · 1 yr

Rajasthan electronics & instruments limited

trainee

May 2011 – Jun 2011 · 1 mo

Bharat sanchar nigam limited

trainee

May 2010 – Jun 2010 · 1 mo

Education

National Institute of Technology Raipur

B.Tech — Electronics and telecommunication Engg

Jan 2008 – Jan 2012

Subodh Public School,Jaipur

Jan 1996 – Jan 2008

Stackforce found 100+ more professionals with Rtl Design & Integrated Circuit Design

Explore similar profiles based on matching skills and experience

Miten Chotaliya

Miten Chotaliya

Senior DFT Engineer

at Arm

Austin, United States12 yrs 3 mos exp
ATPGDFT
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Srikanth Puvvada

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp
VS

Vandana Sapra

Senior System Architect

at NVIDIA

Bengaluru, India14 yrs 7 mos exp
Navathej Bangari

Navathej Bangari

Staff Verification Engineer

at Ampere

Bengaluru, India10 yrs 9 mos exp
Digital DesignFunctional VerificationMemory Modeling
Shibin Bose Kavara

Shibin Bose Kavara

ASIC Engineer

at Meta

Bangalore Urban, India15 yrs 6 mos exp
Digvijay Patil

Digvijay Patil

Senior Staff Engineer

at Marvell Technology

Pune, India11 yrs 1 mo exp
Functional VerificationSystemVerilog
Devendra Tawari

Devendra Tawari

Sr Director, Engineering at Intel Corporation

at Intel Corporation

Bengaluru, India29 yrs 4 mos exp