Andronicus S R

CEO

Chicago, Illinois, United States18 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in GPU performance and power optimization.
  • Strong background in VLSI design and hardware architecture.
  • Proficient in multiple programming languages including C++ and Verilog.
Stackforce AI infers this person is a highly skilled engineer in GPU architecture and VLSI design.

Contact

LinkedIn

Skills

Other Skills

ASICApplication-Specific Integrated Circuits (ASIC)CC++Computer ArchitectureDebuggingEmbedded SystemsFunctional VerificationGPU ArchitectureGraphicsGraphics HardwareHardware ArchitectureModelSimPerformance VerificationPerl

Experience

University of chicago

PhD Student

Apr 2020 – Present · 5 yrs 11 mos

  • Member of LSSG Group under Prof. Andrew Chien

Qualcomm

3 roles

Senior Staff Engineer/Manager

Promoted

Nov 2019 – Apr 2020 · 5 mos

  • GPU Performance and Power

Staff Engineer/Manager

Oct 2016 – Oct 2019 · 3 yrs

  • GPU Performance and Power

Lead Engineer, Sr

Sep 2014 – Oct 2016 · 2 yrs 1 mo

  • GPU Performance

Intel india technology pvt ltd

Component Design Engineer

Jul 2010 – Aug 2014 · 4 yrs 1 mo

Tata consultancy services

Assistant Systems Engineer

Jun 2005 – Jun 2008 · 3 yrs

Education

College of Engineering, Guindy

B E — Electronics and Communications

Indian Institute of Technology, Delhi

M Tech — VLSI Design

Stackforce found 100+ more professionals with ASIC & Application-Specific Integrated Circuits (ASIC)

Explore similar profiles based on matching skills and experience

DB

Danny Boby

Analog Generator Developer

at Blue Cheetah Analog Design, Inc.

Menlo Park, United States6 yrs exp
Himanshu Singh Yadav

Himanshu Singh Yadav

BRAIN Research Consultant

at WorldQuant

India2 yrs exp
ASIC DesignFormal Verification
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 3 mos exp
Functional VerificationSoC
Pradeep Agarwal

Pradeep Agarwal

Chief Technology Officer

at Qbit Labs Private Limited

South Delhi, India17 yrs 5 mos exp
Pspice
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs exp
Arun Ram Kumar

Arun Ram Kumar

FPGA DESIGN ENGINEER

at Jio

Bengaluru, India11 yrs 6 mos exp
FPGAVLSI
Murali S N

Murali S N

Principal Silicon Engineer

at Microsoft

Bengaluru, India13 yrs 7 mos exp
ASICRTL Design
Kuldeep Dudhagara

Kuldeep Dudhagara

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India13 yrs 5 mos exp