Raveendra Reddy

Software Engineer

Andhra Pradesh, India10 yrs experience
Highly Stable

Key Highlights

  • Expert in ASIC and VLSI design.
  • Proficient in multiple EDA tools.
  • Strong background in FPGA development.
Stackforce AI infers this person is a VLSI and ASIC design expert with strong FPGA capabilities.

Contact

LinkedIn

Skills

Core Skills

Application-specific Integrated Circuits (asic)Very-large-scale Integration (vlsi)

Other Skills

Altera QuartusCCadence EncounterCadence NC LaunchCadence RCCadence VirtuosoField-Programmable Gate Arrays (FPGA)MatlabModelSimPerlSystem on a Chip (SoC)UVMVerilogXilinx ISEquestasim

Experience

Amd

Senior Silicon Design Engineer

Aug 2022 – Present · 3 yrs 7 mos · Hyderabad, Telangana, India

CVerilogSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)

Moschip

3 roles

Senior Verification Engineer

Promoted

Jul 2021 – Jul 2022 · 1 yr

Application Specific Integrated Circuit Verification Engineer

Jun 2016 – Jun 2021 · 5 yrs

Engineering Trainee

Dec 2015 – May 2016 · 5 mos

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI DESIGN

Jan 2013 – Jan 2015

Stackforce found 100+ more professionals with Application-specific Integrated Circuits (asic) & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 3 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 3 mos exp
ASICEmbedded SystemsVLSI
Ravinjay Tiwari

Ravinjay Tiwari

Technical Lead

at eInfochips (An Arrow Company)

Ahmedabad, India11 yrs 3 mos exp
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 1 mo exp
Vrinda Garg

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 1 mo exp
Digvijay Patil

Digvijay Patil

Senior Staff Engineer

at Marvell Technology

Pune, India11 yrs 1 mo exp
Functional VerificationSystemVerilog
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Narayana Ravuri

Narayana Ravuri

Accumulated Expertise

at Career-Wide Experience

Andhra Pradesh, India0 mo exp