Shruti Bheemanagoudra

Software Engineer

Bengaluru, Karnataka, India7 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Low-power Design techniques.
  • Proficient in multiple hardware description languages.
  • Strong background in ASIC development.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and low-power design.

Contact

LinkedIn

Skills

Core Skills

Low-power Design

Other Skills

Digital ElectronicsVerilogApplication-Specific Integrated Circuits (ASIC)Basics of CVHDLPython (Programming Language)C (Programming Language)Logic SynthesisConformal LEC

Experience

7 yrs 6 mos
Total Experience
2 yrs 6 mos
Average Tenure
4 yrs 2 mos
Current Experience

Mediatek

2 roles

Staff Engineer

Jun 2023 – Present · 2 yrs 10 mos

Low-power Design

Senior Engineer

Jan 2022 – May 2023 · 1 yr 4 mos

Low-power Design

Wipro

RTL design engineer

Oct 2020 – Jan 2022 · 1 yr 3 mos · Bengaluru, Karnataka, India

Skandysys private limited

RTL design engineer

Sep 2018 – Oct 2020 · 2 yrs 1 mo · Banglore

Education

Kleit Hubli

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Low-power Design

Explore similar profiles based on matching skills and experience

Himanshu Singh

Himanshu Singh

DFT Engineer

at AMD

India12 yrs 11 mos exp
DFTSilicon debug
Somya Dashora

Somya Dashora

Staff Engineer

at Qualcomm

Udaipur, India7 yrs 4 mos exp
CPU designVirtualizationSystem Verilog
Vikas Verma

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp
VLSISoCPhysical DesignTiming Closure
Raj Godara

Raj Godara

Sr. Silicon Design Engineer

at AMD

Hyderabad, India3 yrs 8 mos exp
RTL Design
Mangalam Narayanan

Mangalam Narayanan

Technologies for Sustainable Agriculture Researcher

at UGA College of Agricultural and Environmental Sciences

Athens, United States26 yrs 5 mos exp
AP

AMRITA PATIL

Senior Engineer

at Qualcomm

India3 yrs 11 mos exp
Digital IC designPhysical Design
Ulhas Kotha

Ulhas Kotha

Director

at NVIDIA

Bengaluru, India24 yrs 8 mos exp
Timing ClosureStatic Timing Analysis
VB

Vivek Barnwal

Low Power Engineer

at Google

Bangalore, India7 yrs 10 mos exp
Power AnalysisAutomationPower EstimationModelingPower Optimization