MVB Sai Murali

Software Engineer

Bengaluru, Karnataka, India3 yrs 4 mos experience

Highly Stable

Key Highlights

Experienced in CPU design verification.
Proficient in multiple programming languages.
Strong foundation in electronics and communications engineering.

Stackforce AI infers this person is a CPU design verification engineer with expertise in hardware verification.

Contact

Skills

Other Skills

SystemVerilogVerilogC++MATLABR (Programming Language)

Experience

3 yrs 4 mos

Total Experience

3 yrs 4 mos

Average Tenure

3 yrs 4 mos

Current Experience

Intel corporation

2 roles

CPU Design Verification Engineer

Jan 2024 – Present · 2 yrs 3 mos · Bengaluru, Karnataka, India

Graphics Verification Engineer

Nov 2022 – Dec 2023 · 1 yr 1 mo · Bengaluru, Karnataka, India

Schneider electric

GET

Aug 2022 – Oct 2022 · 2 mos · Mysore, Karnataka, India

Education

Vellore Institute of Technology

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2018 – Jan 2022

The Aditya Birla Public School

Stackforce found 100+ more professionals with SystemVerilog & Verilog

Explore similar profiles based on matching skills and experience

Dileep Nalamati

Digital Verification

at NXP Semiconductors

Hyderabad, India10 yrs 2 mos exp

Digital Verification

Abhishek Mittal

MTS

at Calypto Design Systems

Noida, India16 yrs 10 mos exp

C++Computer Architecture

Arunkumar S R

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp

Functional VerificationDigital DesignFPGA Design

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 6 mos exp

Sonam Malik

Sr Manager

at Synopsys Inc

Bengaluru, India14 yrs 8 mos exp

Shreya S

Silicon Design Engineer 2

at AMD

Bengaluru, India9 mos exp

Static Timing AnalysisPhysical Design

Vineet Jain

Senior Application Engineer

at Synopsys Inc

Jaipur, India5 yrs 8 mos exp

Embedded Systems

madhusudan C.

SENIOR FPGA DESIGN ENGINEER

at Klok Systems

Bengaluru, India9 yrs 9 mos exp

FPGAVLSIAlgorithms