Shreya S

Software Engineer

Bengaluru, Karnataka, India9 mos experience

Key Highlights

Experienced in Static Timing Analysis and Physical Design.
Currently advancing skills as a Silicon Design Engineer.
Internship experience at AMD enhances practical knowledge.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in VLSI technology.

Contact

Skills

Core Skills

Static Timing AnalysisPhysical Design

Other Skills

VerilogSystemVerilog

Experience

9 mos

Total Experience

9 mos

Average Tenure

9 mos

Current Experience

Amd

2 roles

Silicon Design Engineer 2

Jul 2025 – Present · 9 mos · On-site

Static Timing AnalysisPhysical Design

Graduate Intern

Jul 2024 – Jul 2025 · 1 yr · On-site

Static Timing AnalysisPhysical Design

Education

Manipal School of Information Sciences

Master of Engineering - MEng — Microelectronics and VLSI Technology

Aug 2023 – Aug 2025

PES Institute of Technology & Management, SHIVAMOGA

Bachelor of Engineering - BE — Electronics and communication

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Static Timing Analysis & Physical Design

Explore similar profiles based on matching skills and experience

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

Raja Mondal

Lead Engineer

at Cadence

Bangalore Urban, India8 yrs 2 mos exp

Shubhankar Das

Lead Engineer

at Qualcomm

Faridabad, India10 yrs 1 mo exp

Nikhil Singh

Silicon Design Engineer 2

at AMD

Itarsi, India3 yrs 8 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Manuj Verma

Senior Software Engineering Manager

at Cadence Design Systems

India24 yrs 9 mos exp

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp

Digital Circuit DesignVLSI

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)