Samba Sivam V

Operations Associate

Bengaluru, Karnataka, India25 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in ASIC and SoC design.
Proven leadership in managing engineering departments.
Strong background in VLSI and embedded systems.

Stackforce AI infers this person is a semiconductor engineering leader with expertise in ASIC and VLSI design.

Contact

Skills

Core Skills

AsicSoc

Other Skills

VerilogVLSIStatic Timing AnalysisSystemVerilogTCLEmbedded SystemsVHDLRTL designSemiconductorsCEDAPerlFunctional Verification

Experience

25 yrs 2 mos

Total Experience

6 yrs 3 mos

Average Tenure

8 yrs 9 mos

Current Experience

Mediatek

2 roles

Department Manager

Promoted

Aug 2019 – Present · 6 yrs 8 mos

ASICSoCVerilogVLSIStatic Timing AnalysisSystemVerilog+9

Principal Engineer

Jun 2017 – Jul 2019 · 2 yrs 1 mo

Mindtree ltd.

2 roles

Technical Manager

Promoted

Apr 2009 – Jun 2017 · 8 yrs 2 mos

Project Lead

Jan 2006 – Apr 2009 · 3 yrs 3 mos

Celstream technologies

Sr.Design Engineer

Jan 2003 – Jan 2005 · 2 yrs

Dgipro systems

Design enginer

Jan 2000 – Jan 2003 · 3 yrs

Education

Visvesvaraya Technological University

Master of Technology (M.Tech.) — Microelectonics

Jan 1998 – Jan 2000

Kakatiya University

B.tech — EI

Jan 1994 – Jan 1998

Stackforce found 100+ more professionals with Asic & Soc

Explore similar profiles based on matching skills and experience

Ashish K.

Vice President

at NVIDIA

Santa Clara, United States27 yrs 4 mos exp

HardwareEngineering

Amitava Mitra

Deputy Director

at MediaTek

Bengaluru, India23 yrs 11 mos exp

Static Timing AnalysisSTA team leadership

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 8 mos exp

Manjunatha Vadiarillat

at Synopsys

Hyderabad, India25 yrs 7 mos exp

Srikanth Kotra

Senior Manager in AMD India Pvt Ltd

at AMD

Hyderabad, India20 yrs 6 mos exp

SOC verificationPre-silicon verification

Mohanasundaram S

Senior Department Manager

at MediaTek

Bengaluru, India19 yrs 3 mos exp

DFT

Krishnendhu u.n

Senior Design Engineer

at Cerium Systems

Bengaluru, India10 yrs 3 mos exp

FPGARTL Design

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog