Nikhil GV

Software Engineer

Bengaluru, Karnataka, India8 yrs 7 mos experience
Highly Stable

Key Highlights

  • Proven expertise in ASIC implementation.
  • Strong background in semiconductor design.
  • Skilled in multiple programming languages and verification tools.
Stackforce AI infers this person is a semiconductor design engineer with expertise in ASIC implementation and verification.

Contact

LinkedIn

Skills

Other Skills

Static Timing AnalysisClock Tree SynthesisFormal Verification

About

Experienced Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in LEC, Clock Tree Sanity Checks, Perl, Verilog, and Logic Synthesis.

Experience

8 yrs 7 mos
Total Experience
3 yrs 11 mos
Average Tenure
8 mos
Current Experience

Meta

Implementation Engineer

Aug 2025 – Present · 8 mos

Qualcomm

3 roles

Lead Engineer

Promoted

Nov 2024 – Jul 2025 · 8 mos

Senior Engineer

Promoted

Nov 2022 – Nov 2024 · 2 yrs

Engineer

Apr 2020 – Nov 2022 · 2 yrs 7 mos

Mediatek

2 roles

Senior Engineer

Promoted

Jun 2019 – Mar 2020 · 9 mos

Design Engineer

Jul 2017 – Jun 2019 · 1 yr 11 mos

Education

Indian Institute of Technology, Madras

Master of Technology — Integrated circuits and systems

Jun 2025 – Present

RV College Of Engineering

Bachelor of Engineering - BE

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Static Timing Analysis & Clock Tree Synthesis

Explore similar profiles based on matching skills and experience

Aneesh Kumar

Aneesh Kumar

Senior Implementation Engineer

at Arm

Sheffield, United Kingdom9 yrs 2 mos exp
Lalith Pathange K

Lalith Pathange K

Physical Design Engineer

at MediaTek

Bengaluru, India0 mo exp
Physical DesignCMOS
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 6 mos exp
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
Deeksha L

Deeksha L

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India7 yrs 5 mos exp
Physical DesignPhysical Verification
RK

Raman Kumar

Design Engineer (Physical Design)

at Qualcomm

Noida, India10 yrs 6 mos exp
Physical DesignVLSI
JK

Jaidev Kaushik

Senior Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 1 mo exp
APR (Place & Route)
Tejas Raviraj

Tejas Raviraj

Principal Engineer

at Synopsys Inc

Austin, United States16 yrs 11 mos exp
Place and RouteDesign Closure