Shimoga Yalal

Software Engineer

Hyderabad, Telangana, India5 yrs 8 mos experience

Key Highlights

  • Over 5 years of experience in SoC verification
  • Expertise in ARM-based subsystem verification
  • Proficient in UVM and SystemVerilog methodologies
Stackforce AI infers this person is a SoC Verification Engineer with expertise in ASIC and power verification.

Contact

Skills

Core Skills

Soc Level Power VerificationVerification ArchitectureIp Level Asic VerificationDesign Verification

Other Skills

Unified Power Format (UPF)System on a Chip (SoC)Functional VerificationApplication-Specific Integrated Circuits (ASIC)SystemVerilogC (Programming Language)ARM-based SoC subsystem verificationUniversal Verification Methodology (UVM)Verilog

About

Experienced IP/SoC Verification Engineer with over 5 years of experience, specializing in SoC level Power Verification and ARM-based SoC subsystem verification. Proficient in Verilog, System Verilog, and UVM methodology. Skilled in verification architecture plan, test plan, coverage plan, and test case development. Experienced in C-based test cases on ARM-based subsystem and RTL, Power Aware (UPF based) & Gate level simulations. Strong in full-cycle verification, including defining plans, writing test plans, test development, debugging, and coverage sign-off. Highly motivated and hardworking with a passion for continuous learning and technical excellence.

Experience

5 yrs 8 mos
Total Experience
1 yr 6 mos
Average Tenure
1 yr 1 mo
Current Experience

Amd

Senior Silicon Design Engineer

Mar 2025Present · 1 yr 1 mo · Hyderabad, Telangana, India · On-site

  • Soc Low Power Verification
Unified Power Format (UPF)System on a Chip (SoC)Functional VerificationSoC level Power VerificationVerification Architecture

Semtech

Staff Verification Engineer

Dec 2023Mar 2025 · 1 yr 3 mos · Hyderabad, Telangana, India · On-site

  • IP level ASIC Verification
System on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)Functional VerificationIP level ASIC Verification

Qualcomm

Design Verification Engineer II (Contractor from SION Semiconductors Pvt. Ltd.)

Feb 2021Dec 2023 · 2 yrs 10 mos · Hyderabad, Telangana, India · On-site

SystemVerilogC (Programming Language)Design Verification

Sion semiconductors private limited

Design Verification Engineer

Jul 2020Jan 2021 · 6 mos · Hyderabad, Telangana, India · On-site

System on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)Design Verification

Education

JNTUH College of Engineering Hyderabad

Bachelor of Technology - BTech

Aug 2010Jun 2014

Stackforce found 2 more professionals with Soc Level Power Verification & Verification Architecture

Explore similar profiles based on matching skills and experience