Vandana Garg

Product Engineer

Delhi, India8 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Senior Silicon Design Engineer with extensive FPGA experience.
  • Strong background in embedded systems and silicon validation.
  • Proficient in multiple programming languages and design tools.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in FPGA and embedded systems.

Contact

LinkedIn

Skills

Other Skills

Python (Programming Language)TCLVerilogC (Programming Language)Embedded CXilinx VivadoModelSimLinuxField-Programmable Gate Arrays (FPGA)

Experience

8 yrs
Total Experience
2 yrs
Average Tenure
3 yrs 9 mos
Current Experience

Amd

2 roles

Senior Silicon Design Enginner

Promoted

Dec 2024 – Present · 1 yr 5 mos

Silicon Design Engineer 2

Jul 2022 – Nov 2024 · 2 yrs 4 mos

Xilinx

Design Engineer I

Jul 2021 – Jun 2022 · 11 mos · Hyderabad, Telangana, India

  • Post Silicon Validation Engineer

Dell technologies

Graduate Intern

Jan 2021 – Jun 2021 · 5 mos · Bengaluru, Karnataka, India

Birla institute of technology and science, pilani - goa campus

Teaching Assistant

Aug 2019 – Jan 2021 · 1 yr 5 mos

Banasthali vidyapith

2 roles

Sub-Core Technical Team Member, Mayukh

Jan 2016 – Mar 2016 · 2 mos · Banasthali University

  • Mayukh is a national technical and cultural fest which is held at Banasthali University.

Core Team Member, Samarthya-Departmental Electronics Club

Jan 2015 – Dec 2016 · 1 yr 11 mos · Banasthali University

  • An electronics club which organise events,workshops,lectures for the students of banasthali and aware the students about new technologies. The main emphasis on the practical knowledge of the students.

Education

Birla Institute of Technology and Science, Pilani - Goa Campus

Master of Engineering - MEng — Embedded System

Aug 2019 – Jun 2021

Banasthali Vidyapith

Bachelor of Technology - BTech — Electronics and Instrumenation

Jan 2013 – Jan 2017

Prince Public School

High School

Jan 2008 – Jan 2013

Stackforce found 100+ more professionals with Python (Programming Language) & TCL

Explore similar profiles based on matching skills and experience

SWATI BARKADE

SWATI BARKADE

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs 10 mos exp
Design EngineeringPhysical Design Engineering
JY

Jayashree S Yaji

SoC Design Engineer

at Intel Corporation

Bengaluru, India0 mo exp
Physical DesignStatic Timing Analysis
Gopal Gogna

Gopal Gogna

Sr. Silicon Front End CAD Engineer

at Google

Noida, India12 yrs 4 mos exp
Saurav Choudhary

Saurav Choudhary

Lead Application Engineer

at Real Intent

India4 yrs 9 mos exp
AutomationRTL coding
BK

Beemarjun Reddy Kallem

Design Engineer II

at Cadence Design Systems (India) Pvt. Ltd.

Hyderabad, India3 yrs 5 mos exp
Physical DesignStatic Timing AnalysisASIC Design
Adarsha A

Adarsha A

Senior FPGA R&D Engineer

at Logic Fruit Technologies

Bengaluru, India8 yrs 7 mos exp
Field-Programmable Gate Arrays (FPGA)Documentation
Ashutosh Kumar Sharma

Ashutosh Kumar Sharma

Engineer II

at Qualcomm

Bengaluru, India3 yrs 6 mos exp
TessentConformal LEC
Hemanth Kumar Vempati

Hemanth Kumar Vempati

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs 11 mos exp
Physical DesignStatic Timing Analysis (STA)