Hemanth Kumar Vempati

Software Engineer

Bengaluru, Karnataka, India9 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in Physical Design and Static Timing Analysis.
  • Proven track record in advanced VLSI design.
  • Strong foundation in electronics and engineering principles.
Stackforce AI infers this person is a VLSI design engineer with expertise in Physical Design and Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignStatic Timing Analysis (sta)

Other Skills

Logic SynthesisPython (Programming Language)ASICSoCVerilogElectronicsEngineeringPerlMicrosoft OfficeWindowsDigital Circuit DesignFloorplanningClock Tree SynthesisTCLICC

About

Engaged in Cutting-edge technology, dealing with advanced, complex designs and their integration.

Experience

9 yrs 11 mos
Total Experience
3 yrs 3 mos
Average Tenure
6 yrs 3 mos
Current Experience

Qualcomm

3 roles

Staff Engineer

Nov 2025 – Present · 6 mos

Physical DesignStatic Timing Analysis (STA)

Senior Lead Engineer

Promoted

Nov 2022 – Nov 2025 · 3 yrs

Physical DesignStatic Timing Analysis (STA)

Senior Engineer

Jan 2020 – Nov 2022 · 2 yrs 10 mos

Physical DesignStatic Timing Analysis (STA)

Mediatek

Synthesis and STA Engineer

Dec 2016 – Jan 2020 · 3 yrs 1 mo · Bengaluru Area, India

Physical DesignStatic Timing Analysis (STA)

Rv-vlsi design center

Physical Design Trainee Engineer

Jun 2016 – Dec 2016 · 6 mos · Bengaluru Area, India

Physical DesignStatic Timing Analysis (STA)

Education

Swetha Institute of Technology & Science, Tirupathi

Master's degree — VLSI

Jun 2016 – Aug 2019

guru nanak institute of technology

Bachelor of Technology (B.Tech.)

Jan 2011 – Jan 2014

S V GOVT POLYTECHNIC COLLEGE

DIPLOMA

Jan 2008 – Jan 2011

S.G.S High school

Jan 2001 – Jan 2006

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis (sta)

Explore similar profiles based on matching skills and experience

Sachin Thampan

Sachin Thampan

Senior Engineer

at MediaTek

Kasaragod, India5 yrs 11 mos exp
SynthesisSoftware Development
PAVAN RAJ

PAVAN RAJ

ASIC Physical Design Engineer

at MediaTek

Bengaluru, India9 yrs 2 mos exp
ASIC FlowPhysical Design
Naveena Shirawal

Naveena Shirawal

ASIC Physical Design Engineer (Contract)

at Microsoft

Bengaluru, India11 yrs exp
ASIC Physical DesignStatic Timing Analysis
Hariprasad T T

Hariprasad T T

Circuit Design Engineer

at Intel Corporation

Bengaluru, India22 yrs 1 mo exp
Circuit DesignSilicon ValidationMixed-Signal IC DesignSerDesCustomer Engagement
Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Static Timing AnalysisSynthesis
Venkat Malluri

Venkat Malluri

Senior Manager - IC design

at Broadcom Inc.

Hyderabad, India25 yrs 6 mos exp
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 3 mos exp