A

Ambar Mukherji

CEO

Bengaluru, Karnataka, India29 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Principal Engineer with extensive ASIC design experience.
  • Expert in RTL design and static timing analysis.
  • Proven track record in semiconductor development.
Stackforce AI infers this person is a semiconductor design expert with a focus on ASIC and RTL methodologies.

Contact

LinkedIn

Skills

Core Skills

AsicRtl Design

Other Skills

VerilogSoCVLSISemiconductorsDebuggingICStatic Timing AnalysisEDAEmbedded SystemsField-Programmable Gate Arrays (FPGA)Integrated Circuits (IC)

Experience

29 yrs 3 mos
Total Experience
6 yrs 11 mos
Average Tenure
24 yrs 5 mos
Current Experience

Intel technologies india

Principal Engineer

Apr 2022 – Present · 4 yrs

VerilogASICSoCVLSISemiconductorsDebugging+8

Intel india pvt. ltd.

Sr. Component Design Engineer

Nov 2001 – Present · 24 yrs 5 mos

Motorola india pvt. ltd.

Design Engineer

Jan 1999 – Nov 2001 · 2 yrs 10 mos

Dcm technologies

Consultant

Jul 1997 – Jan 1999 · 1 yr 6 mos

Dcm datasystems

Design Engineer

Jan 1997 – Jan 1999 · 2 yrs

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience

Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Ullattil Shiju

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 2 mos exp
Functional VerificationSoC
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Mitali Jain

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India17 yrs 10 mos exp
Vishwanath Nikam

Vishwanath Nikam

Director of Engineering

at Qualcomm

Bengaluru, India17 yrs 8 mos exp
Devendra Tawari

Devendra Tawari

Sr Director, Engineering at Intel Corporation

at Intel Corporation

Bengaluru, India29 yrs 4 mos exp
Nikhil Jain

Nikhil Jain

Senior Principal Design Engineer

at NXP Semiconductors

Noida, India18 yrs 2 mos exp
Functional VerificationIP Verification
Mahesh Arumugam

Mahesh Arumugam

Lead

at Intel Corporation

Bengaluru, India19 yrs exp
VLSIFunctional Verification