Pavan Kumar Yerur Raghavendra

Director of Engineering

Bengaluru, Karnataka, India22 yrs 9 mos experience
Highly Stable

Key Highlights

  • Proven leadership in engineering at Intel.
  • Expertise in VLSI and SoC design.
  • Strong background in functional verification and debugging.
Stackforce AI infers this person is a VLSI and SoC design expert with extensive experience in semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

SocVlsi

Other Skills

RTL designFunctional VerificationARMSystemVerilogASICI2CEDADebuggingModelSimVerilogVHDLEmbedded SystemsStatic Timing AnalysisIntegrated Circuit DesignSimulations

Experience

22 yrs 9 mos
Total Experience
4 yrs 4 mos
Average Tenure
10 mos
Current Experience

Intel technologies india pvt ltd.

Engineering Director

Jul 2025 – Present · 10 mos · Bengaluru, Karnataka, India

SoCRTL designFunctional VerificationVLSIARMSystemVerilog+13

Intel technology india pvt. ltd.

Engineering Manager

Oct 2018 – Jul 2025 · 6 yrs 9 mos · Bengaluru, Karnataka, India

Microsemi corporation

Manager, Implementation Group

Mar 2018 – Sep 2018 · 6 mos · Bangalore

Pmc-sierra

2 roles

Team Lead (Implementation group)

Jul 2013 – Feb 2018 · 4 yrs 7 mos · Bangalore

Staff Design Implementation Engineer

Jun 2012 – Jun 2013 · 1 yr · Bangalore

Kpit cummins infosystems limited

2 roles

Sr. Tech Lead

Jun 2011 – May 2012 · 11 mos

Team Lead

Aug 2005 – Jun 2011 · 5 yrs 10 mos

Sanyo lsi technology india

Senior Design Engineer

Apr 2003 – Aug 2005 · 2 yrs 4 mos

Education

Birla Institute of Technology and Science, Pilani

M.E. — Microelectronics

Jan 2001 – Jan 2003

Stackforce found 100+ more professionals with Soc & Vlsi

Explore similar profiles based on matching skills and experience

TG

Taraka Raja Sekhar Gullipalli

Senior Engg.

at AMD

Andhra Pradesh, India4 yrs 3 mos exp
SoC Verification
SATYA PRAKASH SINGH

SATYA PRAKASH SINGH

Associate Technical Director

at Samsung R&D Institute India

Bengaluru, India15 yrs 9 mos exp
Physical DesignStatic Timing Analysis
Dhirendra Agrawal

Dhirendra Agrawal

Senior Hardware Design Engineer

at NVIDIA

Bangalore, India13 yrs 8 mos exp
RTL designASIC
VS

Vandana Sapra

Senior System Architect

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
Shashank Misra

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 2 mos exp
Siddi Jai Prakash

Siddi Jai Prakash

Civil Judge (Junior Division)/ Judicial Magistrate First Class

at District and Sessions Court

Deoria, India12 yrs 4 mos exp
Embedded SystemsMixed Signal
Prokash Ghosh

Prokash Ghosh

Sr. Lead/Mgr.

at AMD

Noida, India24 yrs 6 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification