Deeksha Hirwani Saha

Software Engineer

Bengaluru, Karnataka, India9 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in ASIC and RTL Design.
Proven leadership in engineering teams.
Strong background in VLSI and FPGA technologies.

Stackforce AI infers this person is a VLSI and ASIC engineering expert with strong leadership capabilities.

Contact

Skills

Core Skills

AsicRtl Design

Other Skills

ManagementVerilogXilinxScriptingMicrosoft OfficeMicrosoft WordCadence VirtuosoPerlPhysical DesignLeadershipPowerPointProject ManagementStrategic PlanningTeamworkTeaching

Experience

9 yrs 2 mos

Total Experience

3 yrs

Average Tenure

6 yrs 9 mos

Current Experience

Qualcomm

3 roles

Staff Engineer

Promoted

Jan 2026 – Present · 4 mos

ManagementVerilogXilinxScriptingASICMicrosoft Office+17

Senior Lead Engineer

Nov 2022 – Jan 2026 · 3 yrs 2 mos

Senior Engineer

Aug 2019 – Nov 2022 · 3 yrs 3 mos

Mediatek

DFT Engineer

Jul 2017 – Jul 2019 · 2 yrs · Bengaluru, Karnataka, India

Microsemi corporation

Intern

Jan 2017 – Jun 2017 · 5 mos · Hyderabad Area, India

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI design

Jan 2015 – Jan 2017

Shri Shankaracharya Technical Campus Bhilai

Bachelor of Engineering (B.E.) — Electronics and Telecommunication Engineering

Jan 2010 – Jan 2014

Weidner Memorial Senior Secondary School

Class XII

Jan 2010 – Present

Weidner Memorial Senior Secondary School

Class X

Jan 2008 – Present

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 8 mos exp

ASICFunctional Verification

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 3 mos exp

Functional VerificationSoC

Dinesh Kumar Murugesan

Design Verification Manager

at Google

Bengaluru, India21 yrs 4 mos exp

Functional VerificationSoC

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 5 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Rangateja Raavikrindi

Engineering Manager

at NVIDIA

Bengaluru, India13 yrs 1 mo exp

Richa Garg

Principal Engineer

at Marvell Technology

Bengaluru, India18 yrs 2 mos exp

Functional VerificationSoC

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India17 yrs 11 mos exp

Chiranjeevi Kantheti

Principal Member Of Technical Staff

at AMD

Bengaluru, India18 yrs 9 mos exp

Modeling and SimulationInterconnects