Manjunatha Gowda

Software Engineer

Bengaluru, Karnataka, India10 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI and ASIC design.
  • Strong background in RTL design and physical design.
  • Proficient in multiple hardware description languages.
Stackforce AI infers this person is a VLSI and ASIC design expert with extensive experience in semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

VlsiAsic

Other Skills

VerilogPhysical DesignTCLSemiconductorsRTL designSoCSystemVerilogVHDLModelSimCPCB DesignEmbedded SystemsPearlApplication-Specific Integrated Circuits (ASIC)System on a Chip (SoC)

Experience

10 yrs 10 mos
Total Experience
3 yrs 3 mos
Average Tenure
11 mos
Current Experience

Arm

Staff Engineer

May 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

VLSIVerilogPhysical DesignTCLSemiconductorsRTL design+8

Qualcomm

4 roles

Staff Engineer

Promoted

Dec 2023 – May 2025 · 1 yr 5 mos

Senior Lead Engineer

Dec 2021 – Nov 2023 · 1 yr 11 mos

Senior Engineer

Promoted

Dec 2018 – Nov 2021 · 2 yrs 11 mos

Engineer

May 2017 – Nov 2018 · 1 yr 6 mos

Mediatek

2 roles

Engineer at Mediatek

Aug 2016 – Apr 2017 · 8 mos

Physical Design Intern

Aug 2015 – Jul 2016 · 11 mos

Orange semiconductor

Trainee Physical Design Engineer

Jan 2015 – Aug 2015 · 7 mos

Education

Visvesvaraya Technological University

Engineer's Degree — Electronics and communication engg

Jan 2009 – Jan 2012

A P S Polytechnic

DIPLOMA — Electronics and communication Engineering

Jan 2005 – Jan 2008

Stackforce found 100+ more professionals with Vlsi & Asic

Explore similar profiles based on matching skills and experience

Rahul Chaturvedi

Rahul Chaturvedi

Design Engineering Manager

at AMD

Bengaluru, India21 yrs 2 mos exp
Functional VerificationSoCIP/SOCSOC Verification
Shashank Misra

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 1 mo exp
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 7 mos exp
ASICFunctional Verification
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 2 mos exp
Functional Verification
Manjunatha Vadiarillat

Manjunatha Vadiarillat

AE

at Synopsys

Hyderabad, India25 yrs 7 mos exp
Gaurav Goyal

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 8 mos exp
Siddartha Papineni

Siddartha Papineni

Formal Verification Lead

at Synopsys Inc

Mountain View, United States14 yrs 7 mos exp
Formal VerificationQuality Assurance
RAJISHA E.R

RAJISHA E.R

DFT Engineer

at Intel Corporation

Bengaluru, India15 yrs exp
Automatic Test EquipmentDebuggingSimulationsLogic BISTBoundary Scan