Suresh Abraboina — Product Engineer
1.10 year experience as Analog layout Engineer Hands on experience Analog layout design using cadence virtuoso XL on TSMC N2-GAAFET & TSMCN-N16,N7 FINFET , 28NM PLANAR Running DRC/LVS ,ERC ,Verifications Antenna checks in the layout. Basic knowledge of SKILL language in cadence Virtuoso Good knowledge of analog Layout concepts ( Antenna effect ,Latch up ,Crosstalk , Fingers & Multipliers WPE , MOSFET, CMOS fundamentals & fabrications process ).
Stackforce AI infers this person is a skilled Analog Layout Engineer with expertise in semiconductor design.
Location: Hyderabad, Telangana, India
Experience: 1 yr 10 mos
Skills
- Analog Layout
Career Highlights
- 1.10 years of experience in Analog Layout Engineering
- Hands-on experience with advanced technologies like TSMC N2-GAAFET
- Proficient in Cadence Virtuoso for analog layout design
Work Experience
AMD
Layout Engineer (contract) (10 mos)
Aiml Services Pvt Ltd
Analog layout engineer (1 yr)
SumedhaIT
Analog Layout engineer (7 mos)
Education
Bachelor of Technology at Holy Mary Institute of Technology and Science
Diploma of Education at Samskruti College of Engineering & Technology
SSC at Serenity model high school