Suresh Gupta

CTO

Bengaluru, Karnataka, India19 yrs 8 mos experience

Key Highlights

  • Expert in leading full-chip lifecycle projects.
  • Proven track record with top-tier foundries.
  • Strong leadership in high-speed design teams.
Stackforce AI infers this person is a leader in semiconductor design and engineering.

Contact

LinkedIn

Skills

Core Skills

Physical DesignHigh Speed Design

Other Skills

Place & RouteAnalog LayoutPNRPhysical VerificationTiming ClosurePrimetimeADCsDDR

About

Accomplished Senior Technical Manager with extensive expertise leading the EM SOC Test-chip team. I oversee the end-to-end full-chip lifecycle, from initial project setup through successful tapeout. I have a proven track record of delivering cutting-edge designs using advanced process nodes at top-tier foundries, including lntel, TSMC, Samsung, GlobalFoundries, and Rapidus. My leadership combines strategic project management and team mentorship with hands-on technical mastery in high-speed designs.

Experience

19 yrs 8 mos
Total Experience
3 yrs 2 mos
Average Tenure
7 mos
Current Experience

Synopsys inc

Senior Technical Manager

Sep 2025 – Present · 7 mos · Bengaluru · Hybrid

Place & RouteAnalog LayoutPNRPhysical VerificationPhysical DesignTiming Closure+4

Intel corporation

2 roles

SoC Design Engineer

Nov 2022 – Sep 2025 · 2 yrs 10 mos · Massachusetts, United States

Lead ASIC Physical Design Engineer

Nov 2013 – Mar 2022 · 8 yrs 4 mos · Bangalore Urban, Karnataka, India

Amd

2 roles

Senior Member Of Technical Staff

Mar 2022 – Nov 2022 · 8 mos · Bengaluru, Karnataka, India

Senior Design Engineer

Jul 2013 – Nov 2013 · 4 mos · Bangalore Urban, Karnataka, India

  • Worked as Senior analog physical designer

Mindtree

Project Lead

Sep 2010 – Jul 2013 · 2 yrs 10 mos · Bangalore Urban, Karnataka, India

Tata consultancy services

Assistant System Engineer

Aug 2006 – Sep 2010 · 4 yrs 1 mo · Bangalore Urban, Karnataka, India

Education

ABV-Indian Institute of Information Technology and Management

Master of Technology - MTech — VLSI design

May 2004 – May 2006

Indira Gandhi National Open University

Post graduate diploma in operation management — Management

May 2009 – May 2011

Dr. A.P.J. Abdul Kalam Technical University

Bachelor of Technology - BTech

May 2000 – May 2004

Stackforce found 100+ more professionals with Physical Design & High Speed Design

Explore similar profiles based on matching skills and experience

Ankit Bapna

Ankit Bapna

Engineering Manager

at Intel Corporation

Bengaluru, India14 yrs 6 mos exp
Analog & Mixed Signal DesignMemory Interface IPsAnalog Circuit Design
Gaurav Aggarwal

Gaurav Aggarwal

Digital Engineer

at Qualcomm

Noida, India9 yrs 8 mos exp
Application-Specific Integrated Circuits (ASIC)RTL DesignRTL CodingDigital Signal Processing (DSP)
SAGAR ABACHI

SAGAR ABACHI

Staff Engineer

at MediaTek

Karnataka, India7 yrs 9 mos exp
Custom Memory Design(SRAM)Low-power DesignTransistorsCMOS
Prajjwal Rana

Prajjwal Rana

Analog Design Engineer

at Texas Instruments

Bengaluru, India0 mo exp
Analog DesignHigh-speed Digital DesignRF Design
Gautam K.

Gautam K.

Strategic Advisor

at Manovega AI

San Diego, United States26 yrs 10 mos exp
Strategic PlanningTechnology StrategyAI/MLNetworking
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
Static Timing AnalysisSynthesis
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 2 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 1 mo exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies