M

Mayank Raj

CEO

San Jose, California, United States16 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in mixed-signal integrated circuit design.
  • Leadership role in silicon design at AMD.
  • Active contributor to IEEE technical committees.
Stackforce AI infers this person is a leader in semiconductor design and mixed-signal circuit engineering.

Contact

LinkedIn

Skills

Core Skills

Mixed-signal Ic DesignSilicon Design

Other Skills

Injection Locked CircuitsPLLClock DistributionVCSELTransmitter EqualizationOn Chip Noise MeasurementMatlabSimulinkCadenceCICMixed SignalIntegrated Circuit DesignElectrical EngineeringElectronics

About

Specialties:Mixed-signal integrated circuit design. Photonic chip design. High‐performance mixed‐signal integrated circuits for high‐speed and low‐power optical and electrical chip to chip interconnects.

Experience

16 yrs 8 mos
Total Experience
6 yrs 9 mos
Average Tenure
11 yrs 3 mos
Current Experience

Amd

2 roles

AMD Fellow, Manager Silicon Design

Promoted

Jul 2024 – Present · 1 yr 10 mos

Mixed-Signal IC DesignSilicon Design

Senior Design Manager

Feb 2022 – Present · 4 yrs 3 mos

Mixed-Signal IC DesignSilicon Design

Xilinx

4 roles

Senior Design Manager

Promoted

Mar 2020 – Feb 2022 · 1 yr 11 mos

Mixed-Signal IC DesignSilicon Design

Senior Staff Design Engineer

Promoted

Jul 2018 – Mar 2020 · 1 yr 8 mos

Mixed-Signal IC DesignSilicon Design

Staff Design Engineer

Nov 2014 – Mar 2020 · 5 yrs 4 mos

Mixed-Signal IC DesignSilicon Design

Analog/Mixed Signal Intern

Jun 2012 – Aug 2012 · 2 mos · San Jose

Ieee custom integrated circuits conference

Member of Technical Program Committee

Aug 2017 – Present · 8 yrs 9 mos

  • Member of TPC for Wireline Subcommittee.
  • http://ieee-cicc.org/about-cicc/technical-committees/

Ieee journals

Invited Reviewer

Feb 2015 – Present · 11 yrs 3 mos

  • Frequent invited reviewer for following journals
  • IEEE Journal of Solid State Circuit (JSSC)
  • Journal of Lightwave Technology
  • IEEE Microwave and Wireless Components Letters
  • IEEE Transactions on Very Large Scale Integration (TVLSI)

Caltech

Phd Candidate

Sep 2009 – Nov 2014 · 5 yrs 2 mos · Pasadena, CA

Education

Caltech

Doctor of Philosophy (PhD) — Electrical and Electronics Engineering

Jan 2009 – Jan 2014

Caltech

Master of Science (M.S.) — Electrical and Electronics Engineering

Jan 2008 – Jan 2009

Indian Institute of Technology, Kanpur

Bachelor's Degree — Electrical and Electronics Engineering

Jan 2004 – Jan 2008

Stackforce found 45 more professionals with Mixed-signal Ic Design & Silicon Design

Explore similar profiles based on matching skills and experience

Pavan Laxmeshwar

Pavan Laxmeshwar

Engineering Manager

at Intel Corporation

Bengaluru, India22 yrs 4 mos exp
Fullchip Integration and Verification
S Narasimha Reddy

S Narasimha Reddy

Silicon Engineer

at Meta

Bengaluru, India9 yrs 9 mos exp
Analog Circuit DesignIntegrated Circuit Design
Daljeet Kumar

Daljeet Kumar

Senior Manager Analog Design

at Synopsys Inc

South Delhi, India25 yrs 5 mos exp
Analog Circuit DesignHigh speed link IPs
Priya A.

Priya A.

Senior Lead Engineer

at Qualcomm

Bengaluru, India11 yrs 10 mos exp
Shubham Mani

Shubham Mani

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 3 mos exp
stasynthesis
supreeth s

supreeth s

Staff Engineer

at Graphcore

Bengaluru, India7 yrs 9 mos exp
Amarsinh Tambare

Amarsinh Tambare

Senior Engineer II - Analog Design

at Microchip Technology Inc.

Hyderabad, India7 yrs 7 mos exp
Analog Circuit DesignMixed-Signal Integrated Circuits
Shravan Kumar Chaganti

Shravan Kumar Chaganti

Product and Test Enginnering Technologist

at Texas Instruments

Sugar Land, United States11 yrs 4 mos exp