Anuradha Sengupta

Software Engineer

Bengaluru, Karnataka, India14 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Static Timing Analysis and Memory Design.
  • Extensive experience in SRAM and VLSI technologies.
  • Proven track record at AMD in silicon design roles.
Stackforce AI infers this person is a semiconductor design expert with a focus on memory technologies.

Contact

LinkedIn

Skills

Core Skills

Static Timing AnalysisMemory Design

Other Skills

SRAMTining closureVLSICMOSCircuit DesignLogic DesignSemiconductorsElectronic Circuit DesignSolid State PhysicsDevice Physics

Experience

14 yrs 5 mos
Total Experience
7 yrs 2 mos
Average Tenure
10 yrs 3 mos
Current Experience

Amd

4 roles

Senior Member of Technical Staff

Promoted

Jul 2025 – Present · 9 mos

Static Timing AnalysisSRAMMemory Design

Member Of Technical Staff

Jul 2022 – Jun 2025 · 2 yrs 11 mos

Static Timing AnalysisMemory DesignSRAM

Senior Silicon Design Engineer

Promoted

Jul 2017 – Jun 2022 · 4 yrs 11 mos

Static Timing AnalysisMemory DesignSRAM

Design Engineer II

Oct 2015 – Jun 2017 · 1 yr 8 mos

Static Timing AnalysisMemory DesignSRAM

Interra systems

2 roles

Senior Design Engineer

Promoted

Jul 2014 – Oct 2015 · 1 yr 3 mos

  • Memory Circuit Designer

Design Engineer

Aug 2011 – Jun 2014 · 2 yrs 10 mos

  • Memory Circuit Designer

Education

University College of Science, Technology & Agriculture, C.U.

Master of Science (MSc) — Electronic Science

Jan 2009 – Jan 2011

Gokhale Memorial Girls' College, C.U.

Bachelor of Science (BSc.)(H) — Electronics

Jan 2006 – Jan 2009

Orient Day School, Kolkata

I.C.S.E — I.S.C.

Jan 1991 – Jan 2006

Stackforce found 100+ more professionals with Static Timing Analysis & Memory Design

Explore similar profiles based on matching skills and experience

SN

Srujana Nandoju

Digital Design Engineer

at Intel Corporation

Hyderabad, India6 yrs 6 mos exp
Physical DesignTiming Closure
Perugu Manoj Kumar

Perugu Manoj Kumar

Physical Design Engineer

at AMD

Visakhapatnam, India4 yrs 3 mos exp
Physical Design
SC

seshu charan

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India7 yrs 8 mos exp
Timing ClosureLogic Synthesis
SN

Sham Naik

Technical Lead Physical Design Engineer

at Wipro

Bengaluru, India9 yrs 10 mos exp
prasannakumar palla

prasannakumar palla

Principal Engineer

at Arm

Hyderabad, India18 yrs 4 mos exp
ASICPhysical Design
Padmaja Chauhan

Padmaja Chauhan

Senior Technical Lead

at HCLTech

India7 yrs 11 mos exp
Ravinder Sharma

Ravinder Sharma

Senior Design Lead

at Texas Instruments

Hyderabad, India21 yrs 6 mos exp
SoCFunctional Verification
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing