Padmaja Chauhan

CTO

India7 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in physical design engineering.
  • Proficient in static timing analysis and floorplanning.
  • Strong background in leading technical teams.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design.

Contact

LinkedIn

Skills

Other Skills

FloorplanningStatic Timing AnalysisPNR Flow

Experience

7 yrs 11 mos
Total Experience
1 yr 11 mos
Average Tenure
3 mos
Current Experience

Hcltech

Senior Technical Lead

Jan 2026 – Present · 3 mos

Samsung r&d institute india

Staff Engineer

Nov 2021 – Jul 2025 · 3 yrs 8 mos · Bengaluru

Apple

Physical Design Engineer

Jun 2020 – Jun 2021 · 1 yr · Cupertino, California, United States

Hcl technologies

Lead Engineer

May 2017 – Jul 2018 · 1 yr 2 mos · Bengaluru Area, India

Infosys

Physical Design Engineer

Jul 2015 – May 2017 · 1 yr 10 mos · Bengaluru Area, India

Education

Syracuse University College of Engineering and Computer Science

Masters — Electrical Engineering

Jan 2018 – Jan 2020

Gagotias College of Engineering and Technology

Bachelor of Technology — Electronics and Communications

Jan 2011 – Jan 2015

Welham Girls'​ School

High School

Jan 2003 – Jan 2010

Stackforce found 100+ more professionals with Floorplanning & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Pragati Sure

Pragati Sure

SOC DESIGN ENGINEER

at Intel Corporation

Bengaluru, India9 yrs 7 mos exp
ASICPhysical DesignClock DesignLow Power Methodology
Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Ishu Shukla

Ishu Shukla

Senior Physical Design Engineer

at eInfochips (An Arrow Company)

Noida, India5 yrs 3 mos exp
KD

Kapil Raj Dangeti

Senior Design Engineer

at AMD

India19 yrs 1 mo exp
ASICVLSI
Nikita Singh

Nikita Singh

Physical Design Engineer

at Samsung India

Karnataka, India10 yrs 10 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Theja V

Theja V

Physical Design Engineer

at MediaTek

Tirupati Urban, India6 yrs 1 mo exp
Physical DesignVLSI
RAMBABU B

RAMBABU B

Project Manager

at Tech Mahindra

Bengaluru, India13 yrs 4 mos exp