Santhosh Sheelam

Software Engineer

Hyderabad, Telangana, India8 yrs 10 mos experience
Most Likely To Switch

Key Highlights

  • Lead Design Engineer with extensive HDL expertise.
  • Proficient in multiple programming and scripting languages.
  • Strong background in functional and RTL verification.
Stackforce AI infers this person is a Digital Design Engineer specializing in Functional Verification and RTL methodologies.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationRtl Verification

Other Skills

VerilogUniversal Verification Methodology (UVM)System VerilogGate Level SimulationCC++JavaJavaScriptCore JavaPerlTCLObject-Oriented Programming (OOP)Digital Designs

About

=> Got trained in Veda IIT for 6 months in Logic Design => Known HDL languages are Verilog, System Verilog, UVM => Known programming languages are C,C++,Core JAVA,HTML => Known scripting languages are PERL,TCL => Can use Windows,Linux operating systems

Experience

8 yrs 10 mos
Total Experience
2 yrs 2 mos
Average Tenure
2 yrs 8 mos
Current Experience

Cadence design systems (india) pvt. ltd.

Lead Design Engineer

Aug 2023 – Present · 2 yrs 8 mos · Bengaluru, Karnataka, India · Hybrid

VerilogFunctional VerificationUniversal Verification Methodology (UVM)RTL VerificationSystem VerilogGate Level Simulation

Amd

Senior silicon design Engineer

May 2022 – Aug 2023 · 1 yr 3 mos · Hyderabad, Telangana, India

Intel

Soc verification engineer

Dec 2019 – May 2022 · 2 yrs 5 mos · Bengaluru, Karnataka, India

  • works as GLS verification engineer
Gate Level SimulationFunctional Verification

Soctronics technologies private limited

ASIC verification Engineer

May 2017 – Nov 2019 · 2 yrs 6 mos · Hyderabad Area, India

  • Including internship at VEDA IIT on Logic Design

Education

JNTUH College of Engineering Sultanpur

Engineer’s Degree — Electronics and Communication Engineering

Jan 2013 – Jan 2017

NRI Junior College

Intermediate — MPC - Math Physics chemistry

Jan 2011 – Jan 2013

Jawaharlal Nehru Technological University

High School

Jan 2009 – Jan 2011

Stackforce found 100+ more professionals with Functional Verification & Rtl Verification

Explore similar profiles based on matching skills and experience

Prokash Ghosh

Prokash Ghosh

Sr. Lead/Mgr.

at AMD

Noida, India24 yrs 6 mos exp
Kiran Vudugu

Kiran Vudugu

Member of Technical Staff

at AMD

Hyderabad, India10 yrs 5 mos exp
SAKSHAM SONI

SAKSHAM SONI

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 1 mo exp
System on a Chip (SoC)Verification
Rakesh Kumar

Rakesh Kumar

Scientist/Engineer - SE

at ISRO - Indian Space Research Organization

Ahmedabad, India12 yrs 8 mos exp
Data AnalysisPayload TestingSystems Design
SG

Swetha G.

Verification Engineer - IP

at NVIDIA

Bengaluru, India11 yrs 4 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL design verilog
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 4 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Vishal Bhartiya

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 8 mos exp
Design VerificationEmbedded SystemsSpeech Enhancement
Sardar Harpreeth Singh

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp
Physical DesignStatic Timing Analysis