A

Aravinth Sankar J

Software Engineer

Virudhunagar, Tamil Nadu, India9 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI design and verification.
  • Proficient in multiple programming languages including C and Perl.
  • Strong background in fault modeling and testing methodologies.
Stackforce AI infers this person is a VLSI design expert with a focus on semiconductor engineering.

Contact

LinkedIn

Skills

Core Skills

VlsiVerilog

Other Skills

CPerlScanFault ModelsLOCLOSJoint Test Action Group (JTAG)BIST

Experience

9 yrs 4 mos
Total Experience
2 yrs 11 mos
Average Tenure
7 mos
Current Experience

Amd

Senior Silicon Design Engineer

Oct 2025 – Present · 7 mos · Bengaluru, Karnataka, India · On-site

VLSICPerlVerilogScanFault Models+4

Insemi technology services pvt. ltd.

2 roles

Staff Design Engineer

Apr 2025 – Oct 2025 · 6 mos · Bengaluru, Karnataka, India

Senior Design Engineer

Apr 2021 – Mar 2025 · 3 yrs 11 mos · Bengaluru, Karnataka, India

Tessolve

Design Engineer

Jul 2017 – Nov 2020 · 3 yrs 4 mos · Bangalore Urban, Karnataka, India

Sykatia technologies

DFT Trainee

Jun 2016 – Jun 2017 · 1 yr · Bengaluru Area, India

Education

Bannari Amman Institute of technology

Master of Engineering (M.Eng.) — VLSI DESIGN

Jan 2014 – Jan 2016

SSM COLLEGE OF ENGINEERING

Bachelor of Engineering (BE) — Electronics and Communications Engineering

Jan 2009 – Jan 2013

Devangar Higher secondary school

+2 — Computer Science

Jan 2008 – Jan 2009

Stackforce found 100+ more professionals with Vlsi & Verilog

Explore similar profiles based on matching skills and experience

Rahul goud

Rahul goud

Member of Technical Staff

at Soctronics

Hyderabad, India9 yrs 11 mos exp
Universal Verification Methodology (UVM)
Piyush Jain

Piyush Jain

ASIC Design Engineer

at Juniper Networks

Bengaluru, India13 yrs 10 mos exp
ASICRTL design
AA

Abhishek AH

Senior Member of Technical Staff

at AMD

Bengaluru, India12 yrs 7 mos exp
Engineering
Mustafa Gencel

Mustafa Gencel

Software Engineer

at Microsoft

Istanbul, Türkiye15 yrs 6 mos exp
ASIC DesignData ProcessingSoftware DevelopmentVerification Engineering
Rahul Chaturvedi

Rahul Chaturvedi

Design Engineering Manager

at AMD

Bengaluru, India21 yrs 3 mos exp
Functional VerificationSoCIP/SOCSOC Verification
Mulaka Haranadha Reddy

Mulaka Haranadha Reddy

Senior ASIC engineer

at NVIDIA

Hyderabad, India13 yrs 2 mos exp
Application Specific Integrated Circuit Engineering
Parul Chauhan

Parul Chauhan

R&D Engineering,Manager

at Synopsys Ind pvt ltd

Noida, India12 yrs 5 mos exp
Arun Kumar

Arun Kumar

Verification Engineer

at Alpha Numero (ANTS Global Systems Pvt Ltd)

Ahmedabad, India3 yrs 3 mos exp
DO-254 processFunctional Verification