AKARSH AGRAWAL

Software Engineer

Bengaluru, Karnataka, India11 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI design and physical design methodologies.
  • Strong background in Quality Assurance and hardware performance.
  • Master's degree from prestigious Indian Institute of Technology.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Quality Assurance and hardware performance.

Contact

LinkedIn

Skills

Core Skills

Physical DesignLogic DesignQuality Assurance

Other Skills

Place & RouteClockingRF Quality monitoringHardware performance of Mobile HandsetPower AnalysisPower OptimizationeCosClock Tree SynthesisTapeoutPrimetimeLECDesign ToolsDelay AnalysisTiming ClosurePower Distribution

About

Experienced Engineer with a demonstrated history of working in the most valuable industries. Skilled in Python, Machine learning, TCL, Perl , VHDL ,C++, Raspberry Pi, Arduino, Advanced communication systems and Quality Assurance. Strong engineering professional with a Master’s Degree in Electrical -Telecommunication, and Management from Indian Institute of Technology, Delhi.

Experience

11 yrs 6 mos
Total Experience
2 yrs 9 mos
Average Tenure
4 mos
Current Experience

Stmicroelectronics

Sr Staff Engineer

Jan 2026 – Present · 4 mos · Greater Noida · On-site

Qualcomm

Staff Engineer

Jan 2025 – Jan 2026 · 1 yr · Bengaluru, Karnataka, India

Intel corporation

Lead SoC Design Engineer

Jul 2018 – Mar 2025 · 6 yrs 8 mos · Bengaluru Area, India

Place & RouteClockingPhysical DesignLogic Design

Indian institute of technology, delhi

Masters Student

Jul 2016 – Jul 2018 · 2 yrs · New Delhi Area, India

  • GATE 2016 AIR 390

Samsung research

2 roles

ENGINEER

Jul 2014 – Sep 2015 · 1 yr 2 mos

  • Well managed professional environment.

ENGINEER

Jan 2014 – Sep 2015 · 1 yr 8 mos

  • Worked as an Engineer from July 2014-september2015.
  • Responsibilities:
  • 1.Quality Assurance
  • 2.RF Quality monitoring
  • 3.Hardware performance of Mobile Handset
  • 4.Event Organizer- Samsung Champ
Quality AssuranceRF Quality monitoringHardware performance of Mobile Handset

Education

Indian Institute of Technology, Delhi

Master’s Degree — TELECOMMUNICATION AND MANAGEMENT

Jan 2016 – Jan 2018

JSS ACADEMY OF TECHNICAL EDUCATION, NOIDA

Bachelor’s Degree

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Logic Design

Explore similar profiles based on matching skills and experience

Anirudha Pandey

Anirudha Pandey

Senior Design Engineer

at Intel Corporation

Bengaluru, India7 yrs 7 mos exp
Digital ElectronicsDigital Circuit DesignVerilogLogic Synthesis
SB

Shyam Sundar Balasubramanian

Senior Director of Engineering

at Qualcomm

Bengaluru, India22 yrs exp
CPU designASIC
Himanshu Gupta

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp
Digital Circuit DesignVLSI
Archana Krishnamurthy

Archana Krishnamurthy

Senior Technical Lead

at Intel Corporation

Bengaluru, India18 yrs 4 mos exp
Clock DistributionStatic Timing AnalysisTechnical LeadershipCircuit Design
Ashish Chauhan

Ashish Chauhan

Principal Solutions Engineer

at Cadence

Delhi, India9 yrs 4 mos exp
Pradeep Paul

Pradeep Paul

Principal Engineer

at Qualcomm

Bengaluru, India25 yrs 7 mos exp
Integrated Circuit Design
Lalit Gohate

Lalit Gohate

Principal Engineer - Power Management

at Ampere

Bengaluru, India12 yrs 9 mos exp
Power ManagementSystem on a Chip (SoC)
Gaurav Sharma

Gaurav Sharma

Silicon Design Engineer 2

at AMD

Hyderabad, India10 mos exp
RTL DesignDigital IC DesignAnalog IC Design