Archana Krishnamurthy

DevOps Engineer

Bengaluru, Karnataka, India18 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in discrete GPU SOC clocking techniques.
  • Led multiple projects in clock distribution and design.
  • Strong background in adaptive clocking for graphics.
Stackforce AI infers this person is a specialist in semiconductor design and clocking technologies for graphics and SOC applications.

Contact

LinkedIn

Skills

Core Skills

Clock DistributionStatic Timing AnalysisTechnical LeadershipCircuit Design

Other Skills

Software DevelopmentClock ArchitectureTeam BuildingEngineering ManagementCommunicationPresentationsLogic DesignTeam ManagementSoc designPhysical Design

About

I’m a clocking lead in Intel Graphics, currently focused on discrete GPU SOC clocking and adaptive clocking techniques. I have, in the past, worked on clocking IPs like PLLs and DLLs, and custom clock distributions for integrated graphics.

Experience

18 yrs 3 mos
Total Experience
4 yrs 6 mos
Average Tenure
7 yrs
Current Experience

Intel corporation

Senior Technical Lead

Apr 2019 – Present · 7 yrs · Bengaluru Area, India · Hybrid

  • Discrete GPU SOC clocking
  • Adaptive clocking techniques for supply droop mitigation in graphics
Clock DistributionStatic Timing Analysis

Nvidia

Technical Lead

Oct 2017 – Feb 2019 · 1 yr 4 mos · Bengaluru Area, India · On-site

  • SOC clocking for automotive and gaming SOCs
Clock DistributionTechnical Leadership

Intel corporation

2 roles

Senior Design Engineer

Sep 2015 – Sep 2017 · 2 yrs · Bengaluru Area, India · On-site

  • Design of custom clock distributions for integrated graphics.
Clock DistributionCircuit Design

Senior Design Engineer

Feb 2009 – Jan 2015 · 5 yrs 11 mos · Portland, Oregon Area · On-site

  • Physical design of clock generation hard IPs like PLLs and DLLs.
  • Circuit design of oscillators, delay lines and phase interpolators.
Static Timing AnalysisCircuit Design

Philips

Software Engineer

Jan 2004 – Jan 2006 · 2 yrs · Bengaluru Area, India · On-site

  • Medical imaging software development
Software Development

Education

Arizona State University

Master's degree — Electrical Engineering

Jan 2006 – Jan 2008

PES University

Bachelor's Degree

Jan 2000 – Jan 2004

Stackforce found 100+ more professionals with Clock Distribution & Static Timing Analysis

Explore similar profiles based on matching skills and experience

R.

Ritika ..

Staff Engineer

at Qualcomm

Delhi, India15 yrs 5 mos exp
Physical DesignTiming Closure
Madhusudan Sarda

Madhusudan Sarda

Director of Hardware Engineering

at NVIDIA

Bengaluru, India18 yrs 11 mos exp
SOC DesignMethodologySOC integrationPerformance MonitoringClocks Design
Sneha Tutika

Sneha Tutika

SoC Staff Engineer

at Synopsys Inc

Hyderabad, India10 yrs 11 mos exp
Physical DesignVLSI
VS

Vivek Shrivastva

Staff Engineer

at Qualcomm

Noida, India10 yrs 5 mos exp
Physical DesignClock Tree SynthesisComputer Architecture
Shashank Chaurasia

Shashank Chaurasia

Director Technical Marketing

at Logic Fruit Technologies

Gurugram, India14 yrs 10 mos exp
FPGATechnical Marketing
Sai Seshagiri Rao B V

Sai Seshagiri Rao B V

Senior Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp
Physical VerificationPhysical Design
MV

Mayank Verma

Principal Engineer

at Qualcomm

Noida, India11 yrs 6 mos exp
ASICPhysical Design
Nikhil GV

Nikhil GV

Implementation Engineer

at Meta

Bengaluru, India8 yrs 7 mos exp