Varun Aggarwal

VP of Engineering

Bengaluru, Karnataka, India16 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Senior Engineering Manager at NVIDIA with extensive SoC expertise.
Proven leadership in VLSI and Physical Design projects.
Strong background in Timing Closure and Static Timing Analysis.

Stackforce AI infers this person is a highly experienced professional in semiconductor design and engineering.

Contact

Skills

Core Skills

SocVlsi

Other Skills

Physical DesignTiming ClosureTCLClock Tree SynthesisStatic Timing Analysis

Experience

16 yrs 2 mos

Total Experience

3 yrs 2 mos

Average Tenure

4 yrs 9 mos

Current Experience

Nvidia

3 roles

Senior Engineering Manager

Promoted

Mar 2026 – Present · 1 mo

SoCVLSIPhysical DesignTiming ClosureTCLClock Tree Synthesis+1

Engineering Manager

Promoted

Sep 2024 – Present · 1 yr 7 mos

Senior ASIC Engineer

Aug 2021 – Sep 2024 · 3 yrs 1 mo

Amd

Senior Member Of Technical Staff

Feb 2021 – Aug 2021 · 6 mos · Bangalore Urban, Karnataka, India

Intel corporation

2 roles

SoC Design Engineer

Sep 2018 – Feb 2021 · 2 yrs 5 mos

SOC Design Eng Manager

Sep 2018 – Feb 2021 · 2 yrs 5 mos

Arm

2 roles

Staff Engineer

Jun 2015 – Sep 2018 · 3 yrs 3 mos

Senior Design Engineer

Jun 2015 – Sep 2017 · 2 yrs 3 mos

Physical Design Engineer

Freescale semiconductor

2 roles

Senior Design Engineer

Jun 2013 – Jun 2015 · 2 yrs

Physical Design engineer

Design Engineer

Feb 2010 – May 2013 · 3 yrs 3 mos

Physical Design Engineer

Education

Thapar Institute of Engineering & Technology

B.E. — Electronics And Communication

Jan 2005 – Jan 2009

Stackforce found 100+ more professionals with Soc & Vlsi

Explore similar profiles based on matching skills and experience

Taraka Raja Sekhar Gullipalli

Senior Engg.

at AMD

Andhra Pradesh, India4 yrs 3 mos exp

SoC Verification

SATYA PRAKASH SINGH

Associate Technical Director

at Samsung R&D Institute India

Bengaluru, India15 yrs 9 mos exp

Physical DesignStatic Timing Analysis

Dhirendra Agrawal

Senior Hardware Design Engineer

at NVIDIA

Bangalore, India13 yrs 8 mos exp

RTL designASIC

Vandana Sapra

Senior System Architect

at NVIDIA

Bengaluru, India14 yrs 8 mos exp

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 2 mos exp

Siddi Jai Prakash

Civil Judge (Junior Division)/ Judicial Magistrate First Class

at District and Sessions Court

Deoria, India12 yrs 3 mos exp

Embedded SystemsMixed Signal

Prokash Ghosh

Sr. Lead/Mgr.

at AMD

Noida, India24 yrs 6 mos exp

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp

Functional Verification