Eshwaraiah Rajashekar

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Back End VLSI Design.
  • Lead IC Mask Designer at NVIDIA.
  • Extensive experience in Memory Layout Design.
Stackforce AI infers this person is a VLSI Design expert with a focus on semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

VlsiAsic

Other Skills

Cadence VirtuosoMemory Layout DesignCustom LayoutMemory LayoutVerilogVHDLEmbedded SystemsPerlElectronicsSemiconductorsCmos

About

Skillful at Back End VLSI Design - Memory and Custom Layout Design.

Experience

6 yrs 10 mos
Total Experience
2 yrs 9 mos
Average Tenure
1 yr 3 mos
Current Experience

Nvidia

Senior Mask Design Engineer.

Feb 2025 – Present · 1 yr 3 mos · Bengaluru, Karnataka, India · Hybrid

  • GCT BDC Team.
Cadence VirtuosoVLSIASIC

Intel corporation

Memory Layout Design Engineer

Sep 2020 – Feb 2025 · 4 yrs 5 mos · Bengaluru, Karnataka, India

  • GHI Team.
Memory Layout DesignVLSIASIC

Zia semiconductor pvt ltd

Senior Layout Engineer - Memory and Custom Layout

Apr 2020 – Sep 2020 · 5 mos · Bengaluru, Karnataka, India

  • Memory Layout Design and Development Team.
Memory Layout DesignCustom LayoutVLSIASIC

Arm

Memory Layout Engineer

May 2017 – Apr 2020 · 2 yrs 11 mos · Bengaluru, Karnataka, India

  • Memory Layout Team.
Memory Layout DesignVLSI

Qualcomm

Engineer I - Memory Layout

Feb 2016 – Mar 2017 · 1 yr 1 mo · Bengaluru, Karnataka, India

  • Foundation IP-Mem Layout Team.
Memory LayoutVLSI

Zia semiconductor pvt ltd

Design Engineer - Memory and Custom Layout

Apr 2015 – Jan 2016 · 9 mos · Bengaluru, Karnataka, India

  • Memory Layout Design and Development Team.
Memory Layout DesignCustom LayoutVLSI

Education

RV College Of Engineering

Master of Technology (M.Tech) — VLSI Design & Embedded Systems.

GM Institute of Technology

Bachelor of Engineering (B.E.) — Electronics and Communication.

Stackforce found 100+ more professionals with Vlsi & Asic

Explore similar profiles based on matching skills and experience

Rahul Chaturvedi

Rahul Chaturvedi

Design Engineering Manager

at AMD

Bengaluru, India21 yrs 3 mos exp
Functional VerificationSoCIP/SOCSOC Verification
NA

Narayana Adimulam

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 9 mos exp
Shashank Misra

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 2 mos exp
Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 8 mos exp
ASICFunctional Verification
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Manjunatha Vadiarillat

Manjunatha Vadiarillat

AE

at Synopsys

Hyderabad, India25 yrs 8 mos exp
Ranjith Bidri

Ranjith Bidri

Senior Staff Engineer/Manager

at Qualcomm

Bengaluru, India13 yrs 5 mos exp
Gaurav Goyal

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 9 mos exp