Ravi Kiran Tata

Design Manager

Bengaluru, Karnataka, India18 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in RTL design and ASIC development.
  • Proven leadership in hardware design management.
  • Strong background in VLSI and SoC architecture.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and RTL design.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignAsic

Other Skills

VerilogVLSIHardware ArchitectureSoCStatic Timing AnalysisModelSimVHDLFPGAEDAARMRTL codingProcessorsIntegrated Circuit DesignDigital Signal ProcessorsCMOS

Experience

18 yrs 2 mos
Total Experience
2 yrs 7 mos
Average Tenure
5 yrs 8 mos
Current Experience

Cientra (an iso 9001:2015 company)

Manager - Design

Sep 2020 – Present · 5 yrs 8 mos · Bangalore Urban, Karnataka, India

RTL designVerilogASICVLSIHardware ArchitectureSoC+13

Smartsoc solutions pvt ltd

Manager-Design Engineer

Jul 2018 – Sep 2020 · 2 yrs 2 mos · Bangalore

Itrust technology services

Member of Technical Staff

Jun 2016 – Jul 2018 · 2 yrs 1 mo · Hyderabad Area, India

Imagination technologies

Lead Hardware Design Engineer

May 2014 – May 2016 · 2 yrs · Hyderabad Area, India

Amd

Design Engineer 2

Apr 2012 – May 2014 · 2 yrs 1 mo · Hyderabad Area, India

Tata elxsi

Senior Engineer

Nov 2008 – Apr 2012 · 3 yrs 5 mos · Bengaluru Area, India

  • RTL Design Engineer

Wavelet group

Engineer

Feb 2005 – Nov 2005 · 9 mos

  • RTL Design Engineer

Education

SRM University

Master of Technology (MTech) — vlsi

Jan 2006 – Jan 2008

Andhra University

M.Sc — Electronics

Jan 2002 – Jan 2004

Gayatri College

Master of Science (MSc) — Electronics

Jan 2002 – Jan 2004

Savitribai Phule Pune University

PG Diploma — vlsi

Stackforce found 100+ more professionals with Rtl Design & Asic

Explore similar profiles based on matching skills and experience

Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 8 mos exp
ASICFunctional Verification
Ullattil Shiju

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 3 mos exp
Functional VerificationSoC
DM

Dinesh Kumar Murugesan

Design Verification Manager

at Google

Bengaluru, India21 yrs 4 mos exp
Functional VerificationSoC
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 5 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Richa Garg

Richa Garg

Principal Engineer

at Marvell Technology

Bengaluru, India18 yrs 2 mos exp
Functional VerificationSoC
Mitali Jain

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India17 yrs 11 mos exp
CK

Chiranjeevi Kantheti

Principal Member Of Technical Staff

at AMD

Bengaluru, India18 yrs 9 mos exp
Modeling and SimulationInterconnects
Jagan Mohan

Jagan Mohan

Staff Application Engineer

at Imagination Technologies

Hyderabad, India15 yrs 10 mos exp
Physical DesignVLSI