Manish Patel

Software Engineer

Bengaluru, Karnataka, India4 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced SoC Design Engineer at Intel Corporation
  • Strong expertise in Physical Design and ASIC development
  • Proficient in multiple programming languages and design tools
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Physical DesignApplication-specific Integrated Circuits (asic)

Other Skills

Design Rule Checking (DRC)FloorplanningElectronic EngineeringLayout Versus Schematic (LVS)Static Timing AnalysisMicrosoft OfficeHTMLCMicrosoft WordMicrosoft PowerPointMySQLCascading Style Sheets (CSS)VerilogVHDLTCL

Experience

4 yrs 11 mos
Total Experience
4 yrs 11 mos
Average Tenure
4 yrs 11 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jul 2021 – Present · 4 yrs 10 mos · Bengaluru, Karnataka, India

Design Rule Checking (DRC)FloorplanningPhysical DesignApplication-Specific Integrated Circuits (ASIC)

Intern

Jul 2020 – May 2021 · 10 mos · Bengaluru, Karnataka, India

Design Rule Checking (DRC)Physical DesignApplication-Specific Integrated Circuits (ASIC)

Education

Maulana Azad National Institute of Technology

Bachelor’s Degree

Jan 2013 – Jan 2017

Dr B R Ambedkar National Institute of Technology, Jalandhar

Master of Technology - MTech — VLSI DESIGN

Jul 2019 – Jun 2021

Saraswati Higher Secondary School, Madhya Pradesh

High School

Jan 2001 – Jan 2013

Stackforce found 100+ more professionals with Physical Design & Application-specific Integrated Circuits (asic)

Explore similar profiles based on matching skills and experience

Karthik Durga

Karthik Durga

ASIC Engineer DFT

at Meta

India14 yrs 10 mos exp
DFTIntegrated Circuit Design
Shivam Mahajan

Shivam Mahajan

STA Engineer

at Intel Corporation

Latur, India4 yrs 9 mos exp
STATiming Closure
SB

Shyam Sundar Balasubramanian

Senior Director of Engineering

at Qualcomm

Bengaluru, India22 yrs 1 mo exp
CPU designASIC
Gaurav Arya

Gaurav Arya

Engineering Manager

at Google India

Bengaluru, India23 yrs 5 mos exp
VLSIASIC
Bhavani Chennala

Bhavani Chennala

VLSI Engineer

at Wipro

Hyderabad, India4 yrs 6 mos exp
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 9 mos exp
Physical Design
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 6 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 6 mos exp
ASICEmbedded SystemsVLSI