Shivam Mahajan

Software Engineer

Latur, Maharashtra, India4 yrs 7 mos experience
Highly Stable

Key Highlights

  • Experienced STA Engineer with Intel Corporation.
  • Strong background in VLSI backend domain.
  • Proficient in timing closure and physical design.
Stackforce AI infers this person is a VLSI backend engineer with expertise in timing analysis and physical design.

Contact

Skills

Core Skills

StaTiming Closure

Other Skills

Physical DesignTimingApplication-Specific Integrated Circuits (ASIC)Shell ScriptingSynopsys PrimetimeTCLPlace & RouteFloorplanning

About

Former Intern in Intel. Actively looking for full time job opportunities in VLSI backend domain.

Experience

4 yrs 7 mos
Total Experience
4 yrs 7 mos
Average Tenure
4 yrs 7 mos
Current Experience

Intel corporation

2 roles

STA Engineer

Sep 2021Present · 4 yrs 7 mos · Bangalore Urban, Karnataka, India

STAPhysical DesignTimingApplication-Specific Integrated Circuits (ASIC)Shell ScriptingTiming Closure+4

Intern

Jul 2019Jul 2020 · 1 yr · Bengaluru Area, India

Education

VIT_Vellore Institute of Technology

Master of Technology - MTech — vlsi

Savitribai Phule Pune University

Electronics and telecommunication

Jan 2013Jan 2017

Stackforce found 100+ more professionals with Sta & Timing Closure

Explore similar profiles based on matching skills and experience