Puneet Arora

Software Engineer

Hyderabad, Telangana, India22 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in SystemC and SoC design.
  • Proven track record in Physical Design Optimization.
  • Strong background in FPGA development.
Stackforce AI infers this person is a Semiconductor and EDA expert with strong capabilities in Physical Design and SystemC.

Contact

LinkedIn

Skills

Core Skills

SystemcSocPhysical DesignTiming

Other Skills

TLM2.0EDAFPGAData StructuresAlgorithmsTCL

Experience

22 yrs 5 mos
Total Experience
3 yrs 6 mos
Average Tenure
1 yr 2 mos
Current Experience

Lattice semiconductor

Principal Software Engineer

Apr 2025 – Present · 1 yr 2 mos

Amd

2 roles

Senior Staff Software Engineer

Mar 2023 – Apr 2025 · 2 yrs 1 mo

Senior Staff Software Engineer

Feb 2022 – Feb 2023 · 1 yr

Xilinx

4 roles

Senior Staff Software Engineer

May 2017 – Feb 2022 · 4 yrs 9 mos

Senior Staff Software Engineer

Promoted

Jun 2016 – Apr 2017 · 10 mos

Staff Software Engineer

Jun 2013 – May 2016 · 2 yrs 11 mos

Senior Software Engineer

Aug 2010 – May 2013 · 2 yrs 9 mos

Circuitsutra

SMTS

Nov 2008 – Aug 2010 · 1 yr 9 mos · Noida, Uttar Pradesh, India

  • Developing SystemC models of various IP's that are used in SoC design. The models are developed using the latest TLM2.0 standard protocol.

Cadence design systems

SMTS

Dec 2006 – Oct 2008 · 1 yr 10 mos · Noida, Uttar Pradesh, India

  • Worked on Area Reclaim Engine, in the First Encounter tool used for Physical Design Optimization.

Atrenta

Lead Engineer

Jun 2005 – Nov 2006 · 1 yr 5 mos · Noida, Uttar Pradesh, India

  • Worked on Physical Design Estimation tool. Developed module for Pin Placement of soft blocks and black boxes.

Stmicroelectronics

Software Engineer

Jun 2003 – May 2005 · 1 yr 11 mos · Noida, Uttar Pradesh, India

  • Developed Timing Driven Router for FPGA.

Education

Indian Institute of Technology, Delhi

B.Tech + M.Tech — Computer Science and Engineering

Jan 1998 – Jan 2003

Ingraham Institute

Jan 1993 – Jan 1997

Stackforce found 100+ more professionals with Systemc & Soc

Explore similar profiles based on matching skills and experience

Rachana A

Rachana A

Technical Specialist

at AUMOVIO

Bengaluru, India4 yrs 2 mos exp
AUTOSAREmbedded C
Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
Cristo Mathew

Cristo Mathew

Manager, DevOps & Build Management

at Steer Health

India5 yrs 2 mos exp
Cloud InfrastructureCloud Migration & Multi-Cloud Strategy (GCP, Azure, AWS)CI/CD Pipeline Design & Optimization (Jenkins, GitLab CI/CD)Continuous IntegrationContinuous Delivery (CI/CD)
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
Praveen Sutagatti

Praveen Sutagatti

Lead Layout Engineer

at Texas Instruments India

Bangalore Urban, India8 yrs 11 mos exp
Analog CircuitsAnalog Semiconductors
Pankaj Baghmar

Pankaj Baghmar

Senior Staff Engineer IC Physical Design

at Infineon Technologies

Germany10 yrs 5 mos exp
IC Physical DesignPlace & RoutePhysical Design
AK

Anandu K.

Senior Engineer

at Qualcomm

Hyderabad, India6 yrs 8 mos exp
C (Programming Language)Linux KernelDevice DriversEmbedded Systems
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits