Tushin Shrotriya

Software Engineer

Bengaluru, Karnataka, India10 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in SoC RTL design and integration.
  • 3+ years in low power VLSI and formal verification.
  • Proficient with Cadence Conformal Low Power and LEC tools.
Stackforce AI infers this person is a VLSI design engineer with expertise in low power design and formal verification.

Contact

LinkedIn

Skills

Other Skills

VLSIConformal Low PowerLogic DesignElectronicsCircuit DesignElectrical EngineeringDigital ElectronicsVHDLVerilogC++CDigital Circuit DesignComputer ArchitectureProcessorsFront-end Design

About

I am currently working on SoC RTL design and integration. Prior to this, I have 3+ years of experience as a physical design (PD) sign-off engineer for low power VLSI and formal verification. I have worked on Cadence Conformal Low Power tool and Cadence LEC tool.

Experience

10 yrs 8 mos
Total Experience
5 yrs 3 mos
Average Tenure
8 yrs 9 mos
Current Experience

Qualcomm

4 roles

Staff Engineer

Dec 2025 – Present · 5 mos

Senior Lead Engineer

Dec 2022 – Dec 2025 · 3 yrs

Senior Engineer

Promoted

Dec 2019 – Nov 2022 · 2 yrs 11 mos

Engineer

Jul 2017 – Dec 2019 · 2 yrs 5 mos

Dhirubhai ambani institute of information and communication technology

Teaching Assistant

Jul 2015 – May 2017 · 1 yr 10 mos

Sofcon systems india private limited

Trainee

May 2013 – Jun 2013 · 1 mo

  • Industrial Automation Training on PLC and SCADA.

Airtel

Intern

May 2012 – Jun 2012 · 1 mo · Mandsaur Area, India

  • Worked as an intern to the Broadband engineer of the area who provided services related to maintenance of airtel broadband and telephone services.

Education

Dhirubhai Ambani Institute of Information and Communication Technology

Master of Technology (MTech) — VLSI and Embedded Systems

Jan 2015 – Jan 2017

Sir padampat singhania university

Btech — ECE

Jan 2010 – Jan 2014

St.Thomas convent

Higher Secondary Education. — Maths with Computer Science

Jan 1996 – Jan 2010

St.Thomas convent

Higher Secondary Education — Mathematics and Computer Science

Jan 1996 – Jan 2010

Stackforce found 100+ more professionals with VLSI & Conformal Low Power

Explore similar profiles based on matching skills and experience

Shrasti Gupta

Shrasti Gupta

Senior Silicon Design Engineer

at AMD

Bengaluru, India5 yrs 9 mos exp
Low-power DesignMicroarchitectureRTL Design
Shyam P

Shyam P

Senior Application Engineer

at Cadence Design Systems

Bengaluru, India9 yrs 6 mos exp
Conformal LECSynthesisLogic Synthesis
Chhaya Chaudhary

Chhaya Chaudhary

Internship

at Qualcomm

Bengaluru, India4 mos exp
Physical DesignLow-power Design
Ratnesh Mohan

Ratnesh Mohan

Senior Engineer (SoC Design)

at MediaTek

Bengaluru, India2 yrs 5 mos exp
Static Timing AnalysisSynthesis
HK

Haripriya K R

ASIC Engineer

at NVIDIA

Ananthapuramu, India5 yrs 8 mos exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)Low Power ChecksLayout Verification
Shailesh Talele

Shailesh Talele

SOC Chip Lead

at Qualcomm

Bengaluru, India20 yrs 9 mos exp
Design ImplementationCPU IntegrationIP ArchitectureTiming SignoffCustom Circuit Design
Shravya B.

Shravya B.

Senior Solutions Engineer

at Cadence Design Systems (India) Pvt. Ltd.

Bengaluru, India4 yrs 3 mos exp
Electronic EngineeringPhysical DesignStatic Timing AnalysisSynthesisPlace & Route
Akash Nagaria

Akash Nagaria

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Physical Aware SynthesisLogic Synthesis