Sateesh Reddy — CTO
Stackforce AI infers this person is a VLSI and ASIC design expert with extensive experience in FPGA technologies.
Location: Bengaluru, Karnataka, India
Experience: 20 yrs 2 mos
Skills
- Asic
- Vlsi
- Soc
- Fpga
- Rtl Design
Career Highlights
- Expert in ASIC and VLSI design.
- Proficient in ARM and FPGA technologies.
- Strong background in RTL design and verification.
Work Experience
AMD
Senior Member Of Technical Staff (11 yrs)
Mirafra Technologies
Member of Technical Staff (2 yrs 3 mos)
Xilinx
Design engineer-II (1 yr 9 mos)
Poseidon
smts (2 yrs 8 mos)
Mentor Graphics
MTS (1 yr 11 mos)
poseidon design system
MTS (8 mos)
Education
Master of Science (MS) at Indian Institute of Technology, Madras
at JNTU
at JNTU