Aneel Raju

Software Engineer

Bengaluru, Karnataka, India25 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Principal Engineer at NVIDIA with extensive ASIC expertise.
Strong background in RTL design and microarchitecture.
Proven track record in semiconductor and microprocessor development.

Stackforce AI infers this person is a semiconductor engineering expert with a focus on ASIC and RTL design.

Contact

Skills

Core Skills

AsicRtl Design

Other Skills

SystemVerilogX86SoCIntegrated Circuit DesignMicroarchitectureVerilogFunctional VerificationEDASemiconductorsMicroprocessorsProcessors

Experience

25 yrs 2 mos

Total Experience

3 yrs 7 mos

Average Tenure

11 yrs 6 mos

Current Experience

Nvidia

Principal Engineer

Dec 2014 – Present · 11 yrs 5 mos · Bengaluru, Karnataka, India

SystemVerilogX86SoCASICRTL designIntegrated Circuit Design+7

Veloce technologies (acquired by applied micro)

Principal Engineer

Nov 2011 – Dec 2014 · 3 yrs 1 mo · Bengaluru, Karnataka, India

Broadcom

Sr Staff Engineer

May 2008 – Nov 2011 · 3 yrs 6 mos

Montalvo systems

Staff Engineer

May 2007 – May 2008 · 1 yr

Intel

Staff Engineer

May 2003 – May 2007 · 4 yrs

Wipro technologies

Project Engineer

Apr 2002 – Apr 2003 · 1 yr

Real chip communications

Project Engineer

Mar 2001 – Apr 2002 · 1 yr 1 mo

Education

Indian Institute of Science (IISc)

ME — MICRO ELECTRONICS

Jan 1999 – Jan 2001

Andhra University

BE — Electronics

Jan 1995 – Jan 1999

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 9 mos exp

ASICFunctional Verification

Dinesh Kumar Murugesan

Design Verification Manager

at Google

Bengaluru, India21 yrs 5 mos exp

Functional VerificationSoC

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 4 mos exp

Functional VerificationSoC

BALAMURUGAN SUNDARARAJ

Design Director

at NXP Semiconductors

Bengaluru, India26 yrs 2 mos exp

Integrated Circuit DesignFunctional Verification

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 6 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Rangateja Raavikrindi

Engineering Manager

at NVIDIA

Bengaluru, India13 yrs 1 mo exp

Richa Garg

Principal Engineer

at Marvell Technology

Bengaluru, India18 yrs 3 mos exp

Functional VerificationSoC

Jagan Mohan

Staff Application Engineer

at Imagination Technologies

Hyderabad, India15 yrs 11 mos exp

Physical DesignVLSI