Manjoosh E P

Software Engineer

Kerala, India6 yrs 1 mo experience

Highly Stable

Key Highlights

Senior Engineer with extensive experience in Digital Circuit Design.
Proficient in SoC validation and Joint Test Action Group methodologies.
Strong background in Embedded Systems and IoT development.

Stackforce AI infers this person is a Digital Circuit Design and Embedded Systems expert in the semiconductor industry.

Contact

Skills

Core Skills

Digital Circuit DesignSoc Validation

Other Skills

DFTDesign Verification TestingUCIeJoint Test Action Group (JTAG)VerilogAndroid DevelopmentInternet of Things (IoT)Shell ScriptingNode.jsJavaPython (Programming Language)Electron.jsFramework7C++C#

Experience

6 yrs 1 mo

Total Experience

2 yrs 2 mos

Average Tenure

1 yr 9 mos

Current Experience

Qualcomm

Senior Engineer

Sep 2024 – Present · 1 yr 8 mos · Bengaluru, Karnataka, India · Hybrid

DFTDesign Verification TestingUCIeDigital Circuit DesignJoint Test Action Group (JTAG)SoC validation+18

Intel corporation

2 roles

System Validation Engineer

Jul 2021 – Sep 2024 · 3 yrs 2 mos

Joint Test Action Group (JTAG)Digital Circuit Design

Graduate Technical Intern

Aug 2020 – May 2021 · 9 mos

Joint Test Action Group (JTAG)Digital Circuit Design

Tata consultancy services

Assistant Systems Engineer

Mar 2017 – May 2018 · 1 yr 2 mos · Greater Chennai Area

Education

National Institute of Technology Calicut

Master of Technology - MTech — microelectronics and VLSI technology

Jan 2019 – Jan 2021

Government College Of Engineering Kannur

Bachelor of Technology - BTech — electronics and communication engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Digital Circuit Design & Soc Validation

Explore similar profiles based on matching skills and experience

vykuntam mahesh

Senior Member of Technical Staff

at AMD

Hyderabad, India15 yrs 1 mo exp

Logic SynthesisVerilog

Mayank Chaudhary

Senior Design Verification Lead

at Qualcomm

Bengaluru, India8 yrs 6 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Thaslem Fathima

Power and Performance Engineer

at Intel Corporation

Bengaluru, India8 yrs 5 mos exp

Power ManagementSystem on a Chip (SoC)

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 6 mos exp

VerilogSystemVerilog

Piyush Yadav

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp

Mohan Ganesh Pediredla

Member of Technical Staff

at AMD

Bengaluru, India8 yrs exp

Circuit DesignLogic Design

Pradeep Kumar Kommoju

Senior Engineer

at MediaTek

Tiruchirappalli, India11 mos exp

SystemVerilogUniversal Verification Methodology (UVM)

Rinki Singh

student

at B. E. ECE

Punjab, India4 yrs exp