Sharad Sharma

CTO

Bengaluru, Karnataka, India22 yrs 4 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in ASIC and RTL design.
Led projects in neuromorphic processing and mobile GPU design.
Strong background in VLSI and semiconductor technologies.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and RTL design.

Contact

Skills

Core Skills

AsicRtl Design

Other Skills

Static Timing AnalysisSoCVerilogEDADFTVLSIPhysical DesignSemiconductorsLogic SynthesisPrimetimeIntegrated Circuit DesignLow-power DesignTCLMachine LearningGPU design

Experience

22 yrs 4 mos

Total Experience

3 yrs 2 mos

Average Tenure

4 yrs 2 mos

Current Experience

Google

ASIC RTL Design Lead

Apr 2022 – Present · 4 yrs 1 mo · Bengaluru, Karnataka, India

Static Timing AnalysisASICSoCVerilogEDADFT+9

Intel corporation

GPU hardware Design Engineer

Feb 2022 – Apr 2022 · 2 mos · Bengaluru, Karnataka, India

Samsung semiconductor

Principal Engineer

Apr 2015 – Apr 2022 · 7 yrs · Bangalore

Neuromorphic Processing Unit (Machine Learning) RTL Design at Samsung Advanced Research
Mobile GPU RTL design at Samsung Advanced Research

Appliedmicro

Sr Staff Design Engineer

Feb 2013 – Mar 2015 · 2 yrs 1 mo · Bangalore

Amd

Senior Member of Technical Staff

Mar 2012 – Feb 2013 · 11 mos

Pmc-sierra

Sr. Product Development Engineer

Jan 2008 – Mar 2012 · 4 yrs 2 mos

Lsi

Design Engineer

Jan 2006 – Jan 2008 · 2 yrs

Magma design automation

Product Engineer

Jan 2004 – Jan 2006 · 2 yrs

Education

Indian Institute of Technology, Bombay

Btech — Electrical Engineering

Jan 1996 – Jan 2000

University of Notre Dame

Master's degree — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 9 mos exp

ASICFunctional Verification

Dinesh Kumar Murugesan

Design Verification Manager

at Google

Bengaluru, India21 yrs 5 mos exp

Functional VerificationSoC

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 4 mos exp

Functional VerificationSoC

BALAMURUGAN SUNDARARAJ

Design Director

at NXP Semiconductors

Bengaluru, India26 yrs 2 mos exp

Integrated Circuit DesignFunctional Verification

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 6 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Rangateja Raavikrindi

Engineering Manager

at NVIDIA

Bengaluru, India13 yrs 2 mos exp

Richa Garg

Principal Engineer

at Marvell Technology

Bengaluru, India18 yrs 3 mos exp

Functional VerificationSoC

Mitali Jain

Director of Engineering

at Intel Corporation

Bengaluru, India18 yrs exp