Chetan Colaco

Software Engineer

Bengaluru, Karnataka, India25 yrs 2 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in ASIC and Functional Verification.
Extensive experience in VLSI and RTL design.
Proven track record in SoC verification projects.

Stackforce AI infers this person is a Semiconductor Verification Engineer with extensive experience in ASIC and VLSI design.

Contact

Skills

Core Skills

Functional VerificationAsic

Other Skills

SystemVerilogRTL designVLSIVerilogFPGAVMMVHDLFormal VerificationModelSimDebuggingSoCNCSimSystem on a Chip (SoC)Universal Verification Methodology (UVM)NC-Verilog

Experience

25 yrs 2 mos

Total Experience

3 yrs 7 mos

Average Tenure

6 yrs

Current Experience

Mirafra technologies

Staff Engineer

Jun 2020 – Present · 6 yrs · Bengaluru, Karnataka, India

SystemVerilogRTL designASICFunctional VerificationVLSIVerilog+23

Eximius design

Senior Technical Lead

Apr 2019 – Jun 2020 · 1 yr 2 mos · Bengaluru, Karnataka, India

Was working on-site at Western Digital on SOC verification

Graphene semiconductor services pvt ltd.

2 roles

Lead Technical Staff

Dec 2017 – Apr 2019 · 1 yr 4 mos · Bengaluru Area, India

Lead Technical Staff

Feb 2017 – Jun 2017 · 4 mos · Bangalore

Intel corporation

Senior Verification Engineer

Aug 2010 – Jun 2016 · 5 yrs 10 mos

Amd

Senior ASIC Design Engineer

Apr 2008 – Aug 2010 · 2 yrs 4 mos

Persistent systems pvt ltd

2 roles

Senior Team Lead

Apr 2007 – Apr 2008 · 1 yr

Senior Member Technical Staff

Aug 2005 – Mar 2007 · 1 yr 7 mos

Controlnet india pvt ltd

Senior Project Engineer

Jan 2000 – Aug 2005 · 5 yrs 7 mos

Education

Veda IIT

Post Graduate Diploma — VLSI

Jan 1999 – Jan 2000

Goa Engineering College - Government of Goa

B. E. — Electronics and Telecommunication

Jun 1994 – Jul 1998

Smt.Parvatibai Chowgule Cultural Foundations College of Arts & Science Fatorda

XII — Science

Jan 1992 – Jan 1994

Loyola High School, Margao

SSC

Jan 1984 – Jan 1992

Stackforce found 100+ more professionals with Functional Verification & Asic

Explore similar profiles based on matching skills and experience

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp

Memory LayoutCompiler Development

Rohit Jain

Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp

FPGASilicon ValidationUSB3.0UVM

Pranav Vyas

Director-ASIC Physical Design

at VeriFast Technologies

India22 yrs exp

Prabhat Kumar Srivastava

Senior Engineer

at Silicon Labs

India6 yrs exp

Firmware developmentEmbedded SystemsProtocol validation

Shashidhar Kondaguli

ASIC Physical Design Engineer

at Wipro

Bengaluru, India8 yrs exp

Very-Large-Scale Integration (VLSI)

Kamil Samnani

Sr Principal Engineer

at Arm

Bengaluru, India22 yrs 5 mos exp

Anand Kudari

Director of Engineering

at Qualcomm

Bangalore, India28 yrs 3 mos exp

Electrical EngineeringPower ManagementAnalog Circuit Design

madhavan r

Product Engineer

at Siemens EDA (Siemens Digital Industries Software)

Tamil Nadu, India9 yrs 2 mos exp

SoC designVLSI