Priyanka Mavuri

DevOps Engineer

Bengaluru, Karnataka, India10 yrs 3 mos experience
Highly Stable

Key Highlights

  • Over 9 years of experience in physical design engineering.
  • Expertise in multiple sub micron technology nodes.
  • Consistently recognized for timely project delivery.
Stackforce AI infers this person is a Senior Physical Design Engineer with expertise in semiconductor design and VLSI technologies.

Contact

Skills

Other Skills

Cadence EncounterVerilogRed Hat LinuxVHDLC++CMicrosoft OfficeMicrosoft ExcelMatlabASICVLSIStatic Timing Analysis

About

I am a Senior Physical Design Engineer currently working in Intel Technologies India Pvt Ltd. I have over 9 years of experience working on multiple sub micron technology nodes (16nm/14nm/10nm/7nm/ Intel16/Intel3) and on blocks with over million gates. I am a good team player with high integrity and self-motivated to improve myself on all fronts. Have excellent written, verbal communication skills and good interpersonal skills which would be a strong asset while working in team. I am consistently recognized for delivering projects to completion on time effectively. Technical Skills: ◆ Owned design blocks inside SOC/GPU designs/IPs (>1 Million cells) for all areas of back-end flows from synthesis to LVS/DRC. Coded ECOs (Engineering change order) for fixing setup/hold violations, transition time violations, Rv violations etc. ◆ Synthesis: Experience working with Synopsis Design compiler/Fusion compiler for Synthesis ◆ Physical Design Flow: Floor planning, Placement and routing (APR), Clock Tree Synthesis, Static Timing Analysis Tools used: FC,ICC2 and Innovus for floor planning, APR and Clock tree synthesis; PrimeTime/Tempus for static timing analysis. Tweaker/DMSA for eco generation. Fishtail for constraints validation. ◆ Scripting languages: Perl, Python, TCL and C-Shell scripting ◆ Proficient with Verification flows/tools for Timing, Logical Equivalency, IR/EM analysis

Experience

10 yrs 3 mos
Total Experience
2 yrs 3 mos
Average Tenure
1 yr 1 mo
Current Experience

Amd

Member of Technical Staff

May 2025Present · 1 yr 1 mo · Hyderabad, Telangana, India · On-site

Intel corporation

Physical Design Engineer

Nov 2021Apr 2025 · 3 yrs 5 mos · Bangalore Urban, Karnataka, India · Hybrid

Invecas

Senior Physical Design Engineer

Aug 2020Oct 2021 · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

Soctronics

Physical Design Engineer

Jun 2016Aug 2020 · 4 yrs 2 mos · Hyderabad Area, India · On-site

Veda iit

Internship

Dec 2015May 2016 · 5 mos · Hyderabad, Telangana, India · On-site

Education

Andhra University

Bachelor's degree

Jan 2008Jan 2012

Stackforce found 100+ more professionals with Cadence Encounter & Verilog

Explore similar profiles based on matching skills and experience