Bairi Aditya

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • MTech student specializing in VLSI Design.
  • Experienced DFT Engineer at Cadence.
  • Passionate about VLSI-Semiconductor industry.
Stackforce AI infers this person is a VLSI Design Engineer with a focus on semiconductor technology.

Contact

LinkedIn

Skills

Other Skills

ATPGVerilogSystemVerilogStatic Timing AnalysisLTSpiceHigh Performance Computing (HPC)Analog CircuitsDigital ElectronicsVery-Large-Scale Integration (VLSI)C (Programming Language)Python (Programming Language)NG SpiceMagic ToolsCMOS circuitsvlsi testing and testability

About

Hey there... I'm presently pursuing my MTech 2nd year from National Institute of Technology, Karnataka (NIRF 10th rank) in VLSI Design. I'm a VLSI Enthusiast, Hardworking, passionate and determined. seeking opportunities to upskill myself . Interested in challenging roles in the VLSI-Semiconductor industry and am committed to perform my best.

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Cadence design systems

Design Engineer -II

Sep 2023 – Present · 2 yrs 9 mos

Rambus

MTS DFT

Jul 2023 – Sep 2023 · 2 mos · Bengaluru, Karnataka, India

Amd

SOC - DV Intern at AMD

Jul 2022 – Dec 2022 · 5 mos · Bengaluru, Karnataka, India

Education

National Institute of Technology Karnataka

Master of Technology - MTech — VLSI Design

CMR College of Engineering & Technology

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with ATPG & Verilog

Explore similar profiles based on matching skills and experience

RC

Rohan Chauhan

Senior Engineer

at Qualcomm

Hyderabad, India4 yrs 1 mo exp
VerificationPython (Programming Language)Very-Large-Scale Integration (VLSI)
AR

Amal Raut

Senior Verification Engineer

at Qualcomm

Bangalore Urban, India5 yrs 10 mos exp
RTL VerificationAssertion Based VerificationIP VerificationSilicon Validation
KR

Komala Reddy chabala

CPU Design Verification engineer

at Intel Corporation

Bengaluru, India6 yrs 10 mos exp
CPU VerificationRTL VerificationPower Management
MK

Manjunath Kareppagoudar

Technical Director

at Sensesemi Technologies Private Limited

Bengaluru, India14 yrs 10 mos exp
Analog Circuit DesignMixed Signal
KS

Kartik Somanchi

MTS Silicon Design Engineer

at AMD

Sunnyvale, United States5 yrs 6 mos exp
Application-Specific Integrated Circuits (ASIC)CPU designLow-power DesignHardware EmulationSystemVerilog
NT

NISHIKANT TAYDE

Staff Hardware Engineer

at Baya Systems

Bengaluru, India7 yrs 4 mos exp
VerilogUVMBluetooth LEAMBA
PC

Prashanth Chokkarapu

Senior Technical Manager

at Synapse Design Inc.

Bengaluru, India13 yrs exp
Physical Design
HB

Harsha Bharadhwaj

Director

at NVIDIA

Bengaluru, India20 yrs 1 mo exp
Memory DesignTiming Closure