Amal Raut

Software Engineer

Bangalore Urban, Karnataka, India5 yrs 10 mos experience

Key Highlights

Expert in RTL and IP verification methodologies.
Proven track record in silicon validation of DSP chips.
Strong background in teaching and mentoring in technical domains.

Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in RTL and silicon validation.

Contact

Skills

Core Skills

Rtl VerificationAssertion Based VerificationIp VerificationSilicon Validation

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)Teaching

Experience

5 yrs 10 mos

Total Experience

Average Tenure

Current Experience

Qualcomm

Senior Verification Engineer

May 2025 – Present · 1 yr 1 mo

SystemVerilogUniversal Verification Methodology (UVM)RTL VerificationAssertion Based Verification

Nvidia

Senior Verification Engineer

Sep 2024 – May 2025 · 8 mos · Bengaluru, Karnataka, India · On-site

SystemVerilogUniversal Verification Methodology (UVM)RTL VerificationAssertion Based Verification

Analog devices

Design Verification Engineer

Jun 2021 – Sep 2024 · 3 yrs 3 mos · Bengaluru, Karnataka, India · On-site

IP and SoC DV
Post Silicon validation of DSP chips.

SystemVerilogUniversal Verification Methodology (UVM)IP VerificationSilicon Validation

Pragyan - nit trichy's techno-managerial organisation

Head Of Quality Assurance

Jul 2020 – May 2021 · 10 mos · Tiruchirappalli, Tamil Nadu, India

Education

National Institute of Technology, Tiruchirappalli

Bachelor of Technology - BTech

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Rtl Verification & Assertion Based Verification

Explore similar profiles based on matching skills and experience

Chetan Chowdary Mandava

Senior Design Verification Engineer

at NVIDIA

Hyderabad, India7 yrs 7 mos exp

Universal Verification Methodology (UVM)SystemVerilogPerformance Verification

Kartik Somanchi

MTS Silicon Design Engineer

at AMD

Sunnyvale, United States5 yrs 6 mos exp

Application-Specific Integrated Circuits (ASIC)CPU designLow-power DesignHardware EmulationSystemVerilog

NISHIKANT TAYDE

Staff Hardware Engineer

at Baya Systems

Bengaluru, India7 yrs 4 mos exp

VerilogUVMBluetooth LEAMBA

Prashanth Chokkarapu

Senior Technical Manager

at Synapse Design Inc.

Bengaluru, India13 yrs exp

Physical Design

Vishal Trivedi

Senior Verification Engineer

at NVIDIA

Bengaluru, India13 yrs 9 mos exp

ASICFunctional VerificationProblem SolvingAXI

Ajisha Sajeev

Senior Design Engineer

at AMD

Bengaluru, India7 yrs 7 mos exp

DFTScan Insertion

kokila kumar

Senior Solutions Engineer

at Cadence Design Systems

Bengaluru, India3 yrs 7 mos exp

Logic DesignRTL Design

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp

Memory LayoutCompiler Development