Anish S

Product Engineer

Bengaluru, Karnataka, India1 yr 5 mos experience

Key Highlights

  • Passionate about VLSI integrated circuit design.
  • Hands-on experience in layout design using Cadence Virtuoso.
  • Strong foundation in electronics and communications engineering.
Stackforce AI infers this person is a VLSI design engineer with a focus on semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Layout Design

Other Skills

Cadence VirtuosoVery-Large-Scale Integration (VLSI)Layout Versus Schematic (LVS)Design Rule Checking (DRC)

About

I'm a dedicated professional with hands-on experience, looking for an entry-level role in the semiconductor industry. My passion is VLSI integrated circuit design and layout. I'm enthusiastic about applying my skills and advancing my career in an organization that promotes innovation within this rapidly evolving industry.

Experience

1 yr 5 mos
Total Experience
1 yr 5 mos
Average Tenure
1 yr 5 mos
Current Experience

Synopsys inc

Layout Design Engineer

Jan 2025 – Present · 1 yr 5 mos

Epitome circuits

Memory Layout Trainee

May 2023 – Jan 2025 · 1 yr 8 mos · Bengaluru, Karnataka, India

Cadence VirtuosoLayout Design

Wynncom digital devices pvt ltd

Project Intern

Sep 2022 – May 2023 · 8 mos

  • Estimation Of SOH and Thermal Runaway Detection in LI-ION Batteries

Education

JSS Academy Of Technical Education Karnataka

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2019 – Jan 2023

RNS PRE UNIVERSITY COLLEGE

PUC — PCME

Jan 2017 – Jan 2019

THE NEW CAMBRIDGE HIGH SCHOOL

SSLC

Jan 2016 – Jan 2017

Stackforce found 100+ more professionals with Layout Design

Explore similar profiles based on matching skills and experience

HARISH RAO L

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp
Physical Design EngineerDigital Hardware DesignSynthesis Design
Hardik Jirawala

Hardik Jirawala

Principle Design Engineer

at Cadence

Bengaluru, India11 yrs 11 mos exp
Physical DesignVLSIStatic Timing AnalysisSoC DesignClock Tree Synthesis
Uma B S

Uma B S

Principal Engineer

at GLOBALFOUNDRIES

Bengaluru, India8 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Suresh Kumar

Suresh Kumar

Lead Engineer

at Intel Corporation

Bengaluru, India3 yrs 5 mos exp
Integrated Circuits (IC)Verification and Validation (V&V)Analog ValidationPower ManagementPCIe Validation
Rebin M R

Rebin M R

Design Engineer

at NXP Semiconductors

Bengaluru, India9 yrs 3 mos exp
FloorplanningPowerplanning
Chandra Bihari Goyal

Chandra Bihari Goyal

Silicon Engineer

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp
Analog DesignLayout Design
ANIL KUMAR

ANIL KUMAR

Software Design Engineer - Expert

at HP

Bengaluru, India19 yrs 9 mos exp
Windows Platform EngineeringAI-Assisted SDLCEmbedded Systems
PH

Praveen kumar H.V

Layout Designer

at Texas Instruments

Bengaluru, India13 yrs 1 mo exp
Analog Circuit DesignPhysical DesignMixed Signal