C

Chethan R

Project Manager

Bengaluru, Karnataka, India1 yr 11 mos experience

Key Highlights

  • Proficient in Digital Electronics and Hardware Description Languages.
  • Hands-on experience with Universal Verification Methodology.
  • Strong problem-solving skills in engineering contexts.
Stackforce AI infers this person is a fresh engineering graduate with a focus on digital electronics and verification methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Rtl Design

Other Skills

functional coverageCode CoverageHardware Description LanguageApplication-Specific Integrated Circuits (ASIC)Functional VerificationAssertionsSystemVerilogVerilogDigital ElectronicsEnglishEngineeringProblem Solving

About

A fresher in the field of Engineering. Skills : • Digital Electronics • Verilog • Advanced Verilog • System Verilog • UVM

Experience

1 yr 11 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 11 mos
Current Experience

Wipro

Project Engineer

Jul 2024Present · 1 yr 11 mos · Bengaluru, Karnataka, India

Maven silicon

Trainee

Oct 2022Aug 2023 · 10 mos · Bengaluru, Karnataka, India · On-site

Universal Verification Methodology (UVM)RTL Design

Education

JSS Academy Of Technical Education Karnataka

Bachelor of Engineering - BE

Aug 2019Aug 2022

Mei Polytechnic

Diploma

Jan 2016Jan 2019

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Rtl Design

Explore similar profiles based on matching skills and experience