Anup Kumar

Software Engineer

Hyderabad, Telangana, India4 yrs 10 mos experience

Highly Stable

Key Highlights

Expert in server power management and validation processes.
Proven track record in optimizing power management algorithms.
Innovative approach to increasing code coverage in firmware testing.

Stackforce AI infers this person is a Hardware Engineering expert specializing in server power management and validation.

Contact

Skills

Core Skills

Validation EngineeringPerformance VerificationDebuggingTest Planning

Other Skills

C++RubyPython (Programming Language)dsaUniversal Verification Methodology (UVM)SystemVerilogSystem VerificationPower ManagementTest DesignMatlabLaTeXVerilogCadence VirtuosongspiceC (Programming Language)

About

As a Firmware Validation Engineer at Intel Corporation, I specialize in server power management and have a proven track record of managing end-to-end validation processes. I am skilled in optimizing power management flows and algorithms to enhance server performance and efficiency. I have successfully led the validation of server power management firmware, focusing on comprehensive testing of various power management flows and algorithms to ensure optimal server performance. I have also implemented numerous features aimed at increasing code coverage, demonstrating my ability to innovate and rigorously test. I hold an M.Tech in VLSI from the Indian Institute of Technology, Guwahati, and have certifications in VLSI CAD 2: Layout and UVM for Verification Part 1: Fundamentals. I am passionate about delivering high-quality solutions that meet the needs of our customers and stakeholders.

Experience

4 yrs 10 mos

Total Experience

4 yrs 5 mos

Average Tenure

6 mos

Current Experience

Qualcomm

DDR SW Engineer

Dec 2025 – Present · 6 mos · Hyderabad, Telangana, India · On-site

Intel corporation

2 roles

Silicon Firmware engineer

Sep 2022 – Jan 2026 · 3 yrs 4 mos · Hybrid

DebuggingTest PlanningValidation EngineeringPerformance Verification

System Validation Engineer

Jul 2021 – Aug 2022 · 1 yr 1 mo · Hybrid

As part of Post-si team developed and executed detailed validation test plans to verify functionality, performance, and power metrics for Xeon based server CPU. Collaborated with design and firmware teams to identify root causes and provide solutions for critical post-silicon issues. As part of post- Si DAT team worked on creating framework to reduce the debug time for next-gen Silicon product. Documented and reported test results, findings, and resolutions, ensuring clear communication with stakeholders.

Validation EngineeringPerformance Verification