Devendar Reddy Nalla

Software Engineer

Bengaluru, Karnataka, India10 yrs 3 mos experience

Highly Stable

Key Highlights

Experienced DFT Engineer with expertise in VLSI.
Proficient in Automatic Test Pattern Generation and DFT Compiler tools.
Strong background in FPGA and Digital Circuit Design.

Stackforce AI infers this person is a VLSI and DFT specialist with a focus on ASIC and FPGA technologies.

Contact

Skills

Core Skills

DftVlsiDigital Circuit Design

Other Skills

Automatic Test Pattern Generation (ATPG)DFT CompilerTetramaxEncounter TestNCSimSimvisionVHDLVerilogCFPGASimulationsLinuxASICRTL Design

Experience

10 yrs 3 mos

Total Experience

3 yrs 2 mos

Average Tenure

7 mos

Current Experience

Cisco

ASIC DFT ENGINEER

Nov 2025 – Present · 7 mos · Bengaluru, Karnataka, India · On-site

DFTAutomatic Test Pattern Generation (ATPG)DFT CompilerTetramaxEncounter TestNCSim+10

Intel corporation

Graphics Hardware Engineer

May 2018 – Oct 2025 · 7 yrs 5 mos · Bengaluru Area, India

Anora

Product Development Engineer -DFT

Sep 2016 – May 2018 · 1 yr 8 mos · Bengaluru Area, India

Bcause enterprise pvt. ltd.

Fellow physical staff Engineer

Jan 2016 – Aug 2016 · 7 mos · Bengaluru Area, India

worked on FPGA as RTL Design Engineer

FPGARTL DesignDigital Circuit Design

Education

Visvesvaraya National Institute of Technology

Master of Technology (M.Tech.) — VLSI Design

Jan 2013 – Jan 2015

Jayamukhi Institute of technological sciences

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2007 – Jan 2011

Githanjali junior college, hanamkonda

Intermediate — maths physics chemistry

Jan 2005 – Jan 2007

vishwa pragathi vidyalayam

ssc — maths science social

Jan 2000 – Jan 2005

Stackforce found 100+ more professionals with Dft & Vlsi

Explore similar profiles based on matching skills and experience

Dhanashree K

Manager -Talent Acquisition

at Mirafra Technologies

Bengaluru, India13 yrs 4 mos exp

VLSIASIC

Rameez KT

Staff Engineer

at MaxLinear

Bengaluru, India8 yrs 9 mos exp

Universal Verification Methodology (UVM)SystemVerilog

PRANAV KARTIKEYA

Summer Research Intern

at NIT Trichy

Visakhapatnam, India0 mo exp

Embedded SystemsVLSI Design

Shreyas M S

Senior Product Engineer

at Infineon Technologies

Bengaluru, India4 yrs exp

Signal GeneratorsPower Delivery

Dinesh Reddy

VLSI Talent Acquisition Specialist

at Cedar International Solutions Pvt Ltd

Bengaluru, India1 yr 1 mo exp

VLSI Talent AcquisitionTechnical Recruiting

Nandakishor Prasanth

UI UX Designer

at Google Developer Student Clubs, NIT Calicut

Trivandrum, India1 yr 10 mos exp

Sharmila Mahimaidoss

Verification Leader

at Ericsson

Bengaluru, India18 yrs 11 mos exp

Functional VerificationProject Leadership

Hargovind Sahu

Principal Engineer

at Arm

Bengaluru, India18 yrs 8 mos exp

SystemVerilogOn-chip communication protocolsDigital IP DevelopmentFPGA ValidationEmulation Techniques