A

Amit Saini

CEO

Bengaluru, Karnataka, India15 yrs 1 mo experience
Highly Stable

Key Highlights

  • Expert in FPGA and hardware description languages.
  • Strong background in customer engagement engineering.
  • Proven track record in leading technical projects.
Stackforce AI infers this person is a highly skilled FPGA and hardware design engineer with extensive customer engagement experience.

Contact

LinkedIn

Skills

Core Skills

FpgaVerilog

Other Skills

VHDLSystemVerilogModelSimQuestaXilinx

Experience

15 yrs 1 mo
Total Experience
6 yrs 11 mos
Average Tenure
1 yr 3 mos
Current Experience

Cadence

Sr. Principal Customer Engagement Engineer

Mar 2025 – Present · 1 yr 3 mos · Bengaluru, Karnataka, India

VerilogVHDLSystemVerilogFPGAModelSimQuesta+1

Synopsys inc

6 roles

Principal Engineer

Dec 2024 – Mar 2025 · 3 mos

Sr. Staff Applications Engineer

Promoted

Feb 2024 – Dec 2024 · 10 mos

Staff Applications Engineer

Feb 2023 – Jan 2024 · 11 mos

Application Engineer Sr II

Promoted

Nov 2020 – Jan 2023 · 2 yrs 2 mos

Application Engineer Sr I

Jun 2018 – Oct 2020 · 2 yrs 4 mos

Application Consultant II

Oct 2015 – May 2018 · 2 yrs 7 mos

Coreel technologies

Sr. Application Engineer

Sep 2010 – Sep 2015 · 5 yrs

Education

Sandeepani- School of Embedded System Design

VLSI Design

Jan 2010 – Jan 2010

Sant Baba Bhag Singh Institute of Engineering and Technology (PTU)

B.Tech — Electronics and Communication

Jan 2007 – Jan 2010

Pt. J. R. Govt. Polytechnic , Hoshiarpur , Punjab

Diploma — Electronics and Communication

Jan 2004 – Jan 2007

Playway Model School

Stackforce found 100+ more professionals with Fpga & Verilog

Explore similar profiles based on matching skills and experience

Leela Prasad Vennampalli

Leela Prasad Vennampalli

Staff Engineer

at Samsung Semiconductor India Research (SSIR)

Bengaluru, India5 yrs 10 mos exp
System on a Chip (SoC)
Sukruth S

Sukruth S

Lead Design Engineer

at Cadence

Bengaluru, India4 yrs 5 mos exp
Analog Integrated Circuit DesignEngineering LeadershipMixed-Signal IC DesignCircuit DesignAnalog Circuit Design
Dhanashree K

Dhanashree K

Manager -Talent Acquisition

at Mirafra Technologies

Bengaluru, India13 yrs 4 mos exp
VLSIASIC
Rameez KT

Rameez KT

Staff Engineer

at MaxLinear

Bengaluru, India8 yrs 9 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Sahithi Nambur

Sahithi Nambur

Embedded Software Engineer

at Qualcomm

San Diego, United States3 yrs 10 mos exp
Embedded SoftwareDevice Drivers
Shashidhar Gouda

Shashidhar Gouda

Principal Engineer

at Western Digital

Bengaluru, India14 yrs 5 mos exp
SystemCC++
Vinay Kumar J

Vinay Kumar J

Senior Technical Lead

at NXP Semiconductors

Bengaluru, India4 yrs 10 mos exp
Embedded Application DevelopmentRISC-VFirmware
Sandeep Goud

Sandeep Goud

Senior Software Development Engineer

at AMD

Telangana, India9 yrs 8 mos exp