Jaskaran Ajimal

Software Engineer

Mountain View, California, United States10 yrs 4 mos experience

Key Highlights

Experienced in C++ and Verilog for R&D projects.
Strong academic background with a 4.0 GPA in Computer Science.
Proven track record in software development and engineering.

Stackforce AI infers this person is a Software Engineer specializing in R&D for semiconductor design.

Contact

Skills

Core Skills

C++Verilog

Other Skills

TCLData StructuresSpyglassLintMicrosoft OfficeC (Programming Language)Programming

Experience

10 yrs 4 mos

Total Experience

Average Tenure

Current Experience

Synopsys inc

4 roles

Senior Research And Development Engineer

Dec 2021 – Present · 4 yrs 6 mos

C++TCLVerilogData StructuresSpyglassLint

Senior Research And Development Engineer

Promoted

Dec 2019 – Dec 2021 · 2 yrs

C++TCLVerilogData StructuresSpyglassLint

RnD Engineer

Promoted

Jun 2017 – Dec 2019 · 2 yrs 6 mos

C++TCLVerilogData StructuresSpyglassLint

GET

Aug 2016 – Jun 2017 · 10 mos

Cadence design systems

Project Trainee

Jan 2016 – Jul 2016 · 6 mos · Noida Area, India

Education

Georgia Institute of Technology

Master of Science - MS — Computer Science with specialization in Machine Learning

Aug 2022 – Dec 2025

Thapar Institute of Engineering & Technology

Bachelor of Engineering (B.E.) — Electronics and Communication Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with C++ & Verilog

Explore similar profiles based on matching skills and experience

Leela Prasad Vennampalli

Staff Engineer

at Samsung Semiconductor India Research (SSIR)

Bengaluru, India5 yrs 10 mos exp

System on a Chip (SoC)

Dhanashree K

Manager -Talent Acquisition

at Mirafra Technologies

Bengaluru, India13 yrs 4 mos exp

VLSIASIC

Srishti Sawarn

Talent Scout Partner

at Siemens EDA (Siemens Digital Industries Software)

Delhi, India11 yrs 2 mos exp

Talent AcquisitionSourcingRecruitment ManagementRecruitment Process ManagementClient Management

Renju Ashokan

Associate Specialist

at KLA

Bengaluru, India9 yrs 10 mos exp

.NET Framework.NET Core

Rameez KT

Staff Engineer

at MaxLinear

Bengaluru, India8 yrs 9 mos exp

Universal Verification Methodology (UVM)SystemVerilog

Mahendra Pratap Singh

Student

at Institute of Engineering and Rural Technology, Prayagraj

Prayagraj, India3 yrs 6 mos exp

Electrical EngineeringPower Generation

Jörn Richter

Staff Solution Engineer

at Synopsys Inc

Stuttgart, Germany11 yrs 7 mos exp

Software in the Loop

Harish Sreeramula

Staff Engineer

at Samsung Semiconductor

Bengaluru, India5 yrs 10 mos exp

Layer 3 - 5g NRXN HO5G New Radio (NR)C++