S

Sai Bharath

Software Engineer

Bengaluru, Karnataka, India6 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in DFT methodologies and tools.
  • Experience with advanced technology nodes like 7nm and 10nm.
  • Proficient in end-to-end DFT processes.
Stackforce AI infers this person is a DFT specialist in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

DftAutomatic Test Pattern Generation (atpg)

Other Skills

Design compilerTestkompressTetramaxTessent toolsmbist insertionvcsVerdi toolsFormal VerificationScan InsertionATPGGate Level SimulationNANOFABRICATOR LITEMbistEdtEDA

About

Good knowledge on various tools like Design compiler,Testkompress,Tetramax,Tessent tools for mbist insertion,vcs & Verdi tools.I have worked several types of technology like 7nm,10nm & 12 nm.I also worked on end to flow which includes from mbist insertion,formal verification,Scan insertion,ATPG and Gate level Simulation for soc level.

Experience

6 yrs 6 mos
Total Experience
6 yrs 6 mos
Average Tenure
6 yrs 6 mos
Current Experience

Confedential company

2 roles

SENIOR DFT ENGINEER

Promoted

Mar 2022 – Present · 4 yrs 3 mos · Hyderabad, Telangana, India · On-site

Design compilerTestkompressTetramaxTessent toolsmbist insertionvcs+7

DFT ENGINEER

Nov 2019 – Feb 2022 · 2 yrs 3 mos · Hyderabad, Telangana, India · On-site

Automatic Test Pattern Generation (ATPG)Gate Level SimulationDFT

Education

Jntu kakinada

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Stackforce found 100+ more professionals with Dft & Automatic Test Pattern Generation (atpg)

Explore similar profiles based on matching skills and experience

DP

Devesh Prajapat

Analog Circuit Design Engineer II

at Cadence

Bikaner, India3 yrs 4 mos exp
Mixed-Signal IC DesignAnalog Integrated Circuit DesignDigital Circuit Design
Subrata Roy

Subrata Roy

Director

at NVIDIA

Bengaluru, India25 yrs 1 mo exp
EDADFTC++HDLFPGA
Pradeep Korada

Pradeep Korada

Associate

at PwC India

Srikakulam, India3 yrs 9 mos exp
Embedded SystemsFirmware
S Thimothy

S Thimothy

Software Engineer

at HCLTech

Hubli-Dharwad, India1 yr 3 mos exp
Design AutomationVLSISilicon ValidationHardware EngineeringRTL Design
Nilam Sachan

Nilam Sachan

Senior Manager R&D

at Synopsys Inc

Noida, India22 yrs 10 mos exp
Product DevelopmentProject ManagementArchitectural DesignDFTTechnical Leadership
Shivani Kapoor

Shivani Kapoor

RTL Design Engineer

at NVIDIA

San Francisco, United States8 yrs 2 mos exp
RTL DesignComputer ArchitectureTeam LeadershipDigital IC DesignSoC Design
AK

Ajith Kumar R

STA Engineer

at Marvell Semiconductor

Bengaluru, India8 yrs 1 mo exp
STA EngineeringTiming Closure
VP

VENKATA JAGADISH PEDIREDLA

Embedded system R&D Engineer

at Avyantra

East Godavari, India1 yr exp
Design-for-Testability (DFT)VLSI TestingRTL DesignVLSI DesignEmbedded System Design