S

Srinivasan T

Software Engineer

Bengaluru, Karnataka, India8 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 8+ years in Verification IP development.
  • Led multiple high-speed protocol projects.
  • Recognized with multiple excellence awards.
Stackforce AI infers this person is a highly skilled Verification IP Engineer in the semiconductor industry.

Contact

Skills

Core Skills

Verification IpSystemverilogUfsRffeSpmiSoundwireGddr6Hbm

Other Skills

UVMTechnical LeadershipTeam MentoringUniproSoundwire I3SAI-assisted VerificationSoundwire Accelerated VIP (XLVIP)DebuggingTest PlanningCustomer SupportUniversal Verification Methodology (UVM)Tcl-TkSynopsys toolsCC++

About

I’m a Senior Staff R&D Engineer at Synopsys with 8+ years of experience in developing and leading Verification IP (VIP) solutions for complex, high-speed protocols. I specialize in SystemVerilog and UVM-based VIP development, owning end-to-end delivery—from specification analysis and architecture to feature implementation, coverage closure, customer integration, and post-release support. Over the years, I’ve taken complete ownership of multiple protocols including UFS, SoundWire, RFFE, and SPMI, acting as the primary technical interface for customers and internal stakeholders. My role naturally evolved into a technical-lead capacity, mentoring engineers, planning deliverables, tracking execution, and ensuring high-quality releases. I’ve been recognized with multiple Customer Delight, Shining Star, Individual Excellence, and Team Awards, and actively contribute to industry standards through MIPI working groups (UniPro 3.0, M-PHY 6.0).

Experience

8 yrs 7 mos
Total Experience
4 yrs 3 mos
Average Tenure
7 yrs 3 mos
Current Experience

Synopsys inc

6 roles

R&D Sr Staff Engineer

Promoted

May 2026Present · 1 mo

SystemVerilogUVMVerification IPTechnical LeadershipTeam Mentoring

R&D Staff Engineer

Promoted

Feb 2024Apr 2026 · 2 yrs 2 mos

UFSUniproSoundwire I3SAI-assisted VerificationVerification IP

R&D Engineer Sr II

Jan 2024Feb 2024 · 1 mo

UFS

R&D Engineer Sr I

Jul 2021Dec 2023 · 2 yrs 5 mos

UFS

R&D Engineer II

Promoted

Dec 2019Jun 2021 · 1 yr 6 mos

RFFESPMI

R&D Engineer I

Oct 2018Nov 2019 · 1 yr 1 mo

SoundwireSoundwire Accelerated VIP (XLVIP)

Smartdv technologies india private limited

ASIC Verification Engineer

Jun 2017Oct 2018 · 1 yr 4 mos · Bangalore , Karnataka

GDDR6HBM

Education

Kongu Engineering College

Bachelor of Engineering - BE

Jan 2013Jan 2017

Stackforce found 100+ more professionals with Verification Ip & Systemverilog

Explore similar profiles based on matching skills and experience