Ahtesham Hussain

Software Engineer

India14 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC design and low power techniques.
  • Proven track record in timing closure and tapeouts.
  • Strong background in semiconductor industry.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and low power design.

Contact

LinkedIn

Skills

Core Skills

Timing ClosureAsic

Other Skills

SynthesisP&RLow Power DesignBlock Level DesignDevice DriversAnalog CircuitEmbedded SoftwarePhysical DesignUARTVLSIStatic Timing AnalysisElectronicsIntegrated Circuit DesignLogic SynthesisPhysical Verification

Experience

14 yrs 11 mos
Total Experience
1 yr 9 mos
Average Tenure
3 yrs 7 mos
Current Experience

Amd

Senior Member of Technical Staff

Mar 2026 – Present · 3 mos · Bengaluru

Synopsys inc

Solutions Engineer

Nov 2022 – Present · 3 yrs 7 mos · Bengaluru, Karnataka, India

Intel corporation

SOC design engineer

Jun 2017 – Nov 2022 · 5 yrs 5 mos · banglore

Smartplay technologies

2 roles

senior design engineer

Jan 2014 – Jan 2015 · 1 yr

senior design engineer

Jan 2014 – Jan 2015 · 1 yr

Symmid corporation

senior design engineer

Dec 2012 – May 2014 · 1 yr 5 mos · penang

  • Working @ intel penang as CW.Responsible for IP timing closure of 22nm IO design.Taking care of Synthesis and P&R.

Intel corporation

senior design engineer

Jan 2012 – Jan 2013 · 1 yr

Amd

Design Engineer

Jun 2011 – Nov 2012 · 1 yr 5 mos · Hyderabad Area, India

  • Was involved in 1 tapeout working at block level on low power design.

Infotech enterprises ltd

ASIC DESIGN

Oct 2010 – Jun 2011 · 8 mos · Hyderabad Area, India

Uniquify inc

ASIC DESIGN

Feb 2009 – Oct 2010 · 1 yr 8 mos · santa clara

  • Was involved in two tapeouts at 90nm and 65nm at block level.

Education

Birla Institute of Technology and Science, Pilani

Microelectronics

Dec 2022 – Jan 2024

Yeshwantrao chavan college of engineering

bachelor of engineering — electronics

Jan 2003 – Jan 2007

Kendriya Vidyalaya

HSC — science

Jan 1996 – Jan 1999

Kendriya Vidyalaya

Stackforce found 100+ more professionals with Timing Closure & Asic

Explore similar profiles based on matching skills and experience

Senthil Kumar Murugaiah

Senthil Kumar Murugaiah

Sr. Manager Silicon Design Engineering

at AMD

Hyderabad, India25 yrs 8 mos exp
Product ManagementEngineering Management
Sushil Sirsat

Sushil Sirsat

Research Scholar

at Visvesvaraya National Institute of Technology

India12 yrs 7 mos exp
Analog Integrated Circuit DesignSignal Integrity
ABHINANDAN .

ABHINANDAN .

Analog Design Engineer (External)

at Synopsys Inc

Una, India2 yrs exp
Analog Circuit Design
Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Ajosh Kunnummal Jose

Ajosh Kunnummal Jose

Senior Staff Design Engineer

at Infineon Technologies

Bengaluru, India15 yrs 11 mos exp
Power and IR/EM AnalysisVoltusPhysical VerificationIR drop analysisReliability verification
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification