M Vinay Kumar

Operations Associate

Bengaluru, Karnataka, India8 yrs 4 mos experience

Key Highlights

Expert in DFT methodologies and ATPG.
Strong leadership experience in engineering teams.
Proficient in Python and digital electronics.

Stackforce AI infers this person is a DFT expert in the semiconductor industry.

Contact

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Digital Electronics

Other Skills

SimulationsStatic Timing AnalysisBoundary ScanApplication-Specific Integrated Circuits (ASIC)VerilogC (Programming Language)LeadershipPython (Programming Language)Memory Test

About

DFT_ATPG_MBIST_JTAG_DFT METHODOLOGIES _PYTHON

Experience

8 yrs 4 mos

Total Experience

2 yrs 2 mos

Average Tenure

1 yr 9 mos

Current Experience

Xqwave pvt ltd (formerly obsidian solutions pvt ltd)

2 roles

DFT Manager

Sep 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India

Automatic Test Pattern Generation (ATPG)SimulationsStatic Timing AnalysisBoundary ScanDigital ElectronicsApplication-Specific Integrated Circuits (ASIC)+5

Microchip Technology(India) Pvt. Ltd

Sep 2024 – Present · 1 yr 9 mos · Bengaluru, Karnataka, India

Cadence design systems

Lead Design Engineer

Aug 2023 – Sep 2024 · 1 yr 1 mo · Bengaluru, Karnataka, India · Hybrid

Marvell technology

Staff Engineer

Apr 2022 – Aug 2023 · 1 yr 4 mos · Bengaluru, Karnataka, India · Hybrid

Skandysys private limited

3 roles

Senior DFT Engineer

Oct 2021 – Apr 2022 · 6 mos

Microchip Technology(India) Pvt. Ltd

Promoted

Jun 2019 – Apr 2022 · 2 yrs 10 mos

DFT Engineer

Jan 2018 – Sep 2021 · 3 yrs 8 mos

Education

National Institute of Technology Kurukshetra

Master’s Degree — Embedded systems Design

Jan 2016 – Jan 2018

S.K.R Engineering College

Bachelor’s Degree

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Automatic Test Pattern Generation (atpg) & Digital Electronics

Explore similar profiles based on matching skills and experience

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp

Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps

Akshay Kinake

Staff Signoff Application Engineer

at Synopsys Inc

Bengaluru, India3 yrs 11 mos exp

Full Chip timing signoffSMC 3DIC STATiming ClosurePerformance Optimization

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp

Performance VerificationSilicon Bring-upPerformance Analysis

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp

Static Timing AnalysisCircuit DesignHardware Security

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp

ATPGCompressionDFT

Abhijeet Shahapurkar

Staff Engineer

at Synopsys Inc

Bengaluru, India4 yrs 5 mos exp

Digital IC DesignPhysical Design

Venkiteswaran P N

Associate

at PwC India

Hyderabad, India1 yr 9 mos exp

Data MigrationSAP HANA

Rojan Karn

Senior Firmware Engineer, Pre-Silicon Emulation

at NVIDIA

San Francisco, United States2 yrs 1 mo exp

Hardware EmulationFunctional VerificationPython (Programming Language)Hardware TestingDigital Circuit Design